Skip to content

antsdr_uhd fpga build causes critical timing closure warnings on 2019.1 #102

@mindentropy

Description

@mindentropy

@black-pigeon @lone-boy

When building antsdr_uhd FPGA build, I get critical timing closure warnings with Timing constraints are not met. Attached report.

antsdr_e200_timing_summary_routed.txt

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions