Skip to content

Commit 8d71733

Browse files
committed
casing
1 parent e32622e commit 8d71733

File tree

1 file changed

+3
-3
lines changed

1 file changed

+3
-3
lines changed

docs/build/arm64-windows-abi-conventions.md

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -123,9 +123,9 @@ You can determine if an ARM CPU supports exceptions by writing a value that enab
123123

124124
For ARM CPUs that support IEEE floating-point exceptions, the behavior on Windows is as follows:
125125

126-
- **Arm32**: Windows doesn't support floating-point exceptions.
127-
- **Arm64**: For processor variants that support hardware floating-point exceptions, Windows delivers them.
128-
- **Arm64EC**: For processor variants that support hardware floating-point exceptions, Windows catches these exceptions and disables them in the FPCR register. This ensures consistent behavior across different processor variants.
126+
- **ARM32**: Windows doesn't support floating-point exceptions.
127+
- **ARM64**: For processor variants that support hardware floating-point exceptions, Windows delivers them.
128+
- **ARM64EC**: For processor variants that support hardware floating-point exceptions, Windows catches these exceptions and disables them in the FPCR register. This ensures consistent behavior across different processor variants.
129129

130130
- The [`_set_controlfp`](/cpp/c-runtime-library/reference/controlfp-s) function on ARM platforms correctly changes the FPCR register when unmasking floating-point exceptions. However, instead of raising an unmasked exception, Windows resets the FPCR register to its defaults every time an FP exception is about to be raised.
131131

0 commit comments

Comments
 (0)