Skip to content
This repository was archived by the owner on Jun 5, 2019. It is now read-only.

Commit 46795d5

Browse files
committed
Add per pin debounce function declarations to CPU__GPIO_decl.h
1 parent 943e977 commit 46795d5

File tree

1 file changed

+2
-10
lines changed

1 file changed

+2
-10
lines changed

DeviceCode/include/CPU_GPIO_decl.h

Lines changed: 2 additions & 10 deletions
Original file line numberDiff line numberDiff line change
@@ -5,12 +5,8 @@
55
#ifndef _DRIVERS_GPIO_DECL_H_
66
#define _DRIVERS_GPIO_DECL_H_ 1
77

8-
//--//
9-
108
#define GPIO_PIN_NONE 0xFFFFFFFF
119

12-
//--//
13-
1410
#define GPIO_ATTRIBUTE_NONE 0x00
1511
#define GPIO_ATTRIBUTE_INPUT 0x01
1612
#define GPIO_ATTRIBUTE_OUTPUT 0x02
@@ -41,7 +37,6 @@ struct GPIO_FLAG_RESISTOR
4137
GPIO_RESISTOR Resistor;
4238
};
4339

44-
4540
// Generic enum for GPIO Primary/Alternate/Mux function
4641
// Different processor have different defintion for the mode
4742
enum GPIO_ALT_MODE
@@ -57,11 +52,8 @@ enum GPIO_ALT_MODE
5752
GPIO_ALT_MODE_8 = 8,
5853
};
5954

60-
6155
typedef void (*GPIO_INTERRUPT_SERVICE_ROUTINE)( GPIO_PIN Pin, BOOL PinState, void* Param );
6256

63-
//--//
64-
6557
BOOL CPU_GPIO_Initialize ();
6658
BOOL CPU_GPIO_Uninitialize ();
6759
UINT32 CPU_GPIO_Attributes ( GPIO_PIN Pin );
@@ -80,8 +72,8 @@ void CPU_GPIO_GetPinsMap ( UINT8* pins, size_t size );
8072
UINT8 CPU_GPIO_GetSupportedResistorModes(GPIO_PIN pin );
8173
UINT8 CPU_GPIO_GetSupportedInterruptModes(GPIO_PIN pin );
8274

83-
84-
//--//
75+
UINT32 CPU_GPIO_GetPinDebounce( GPIO_PIN Pin );
76+
BOOL CPU_GPIO_SePinDebounce( GPIO_PIN Pin, INT64 debounceTimeMilliseconds );
8577

8678
#endif // _DRIVERS_GPIO_DECL_H_
8779

0 commit comments

Comments
 (0)