Skip to content

Actions: NVIDIA/cutlass

Actions

Auto Label Issues

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
auto-label-issues.yml
307 workflow runs
307 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

[QST]Question about memory layout compatibility between mma.sync.m16n8k64.mxf4nvf4 and tcgen05 128×128×64 instructions Auto Label Issues #258: Issue #2951 opened by KarlDe1
6s
6s
[BUG] Missed a spot with cuDriverGetVersion Auto Label Issues #257: Issue #2950 opened by Skylion007
9s
9s
[DOC] CuTeDSL elementwise_add.py referring float16 as 32 bit value Auto Label Issues #256: Issue #2949 opened by ziereis
11s
11s
[BUG] [CuTeDSL] Class Type resolution Error in 4.3.4/4.3.5 Auto Label Issues #255: Issue #2948 opened by HanGuo97
6s
6s
[BUG] [Blackwell] Enable FP4/tcgen05 support for sm_121 (DGX Spark) in CuTe DSL Auto Label Issues #254: Issue #2947 opened by Teora
6s
6s
[BUG] [CuTe] Out-of-bounds TMA access in wgmma_tma_sm90.cu during pipeline drain Auto Label Issues #253: Issue #2944 opened by Johnsonms
9s
9s
[BUG] Auto Label Issues #252: Issue #2939 opened by xxxxddddds
9s
9s
[BUG] Epilogue: Memory access width exceeds width of the output tile Auto Label Issues #251: Issue #2937 opened by lukas-ruettgers
8s
8s
[BUG] warpgroup_reg_dealloc and cute.printf causes confusing CUDA_ERROR_ILLEGAL_INSTRUCTION (error code: 715) Auto Label Issues #250: Issue #2932 opened by henrylhtsang
10s
10s
[QST] [CuTeDSL] Object aliasing breaks inside cutlass.range Auto Label Issues #249: Issue #2931 opened by HanGuo97
8s
8s
[QST] cute.arch.warpgroup_reg_alloc in PTX, but not in SASS Auto Label Issues #248: Issue #2927 opened by ipiszy-x
7s
7s
[QST] cutlass profiler -DCUTLASS_LIBRARY_KERNELS=cutlass3x*f32xe4m3_*f32xe4m3* but for fp16/bf16 scales? Auto Label Issues #247: Issue #2925 opened by aidando73
7s
7s
[QST] FP8 Blockwise GEMM worse than fp16 case Auto Label Issues #246: Issue #2923 opened by aidando73
8s
8s
[BUG] Add FP4 TMA kernel example for Blackwell in CuTe Python DSL Auto Label Issues #245: Issue #2922 opened by whatdhack
9s
9s
[BUG] Incorrect tensor layout stride values in Blackwell tutorial 01_mma_sm100.cu comments Auto Label Issues #244: Issue #2920 opened by Johnsonms
6s
6s
[QST] Difference between cute.arch.block_idx_in_cluster vs cute.arch.block_in_cluster_idx Auto Label Issues #243: Issue #2918 opened by lifuhuang
6s
6s
[FEA] Support grid_constant annotation in CuTe DSL Auto Label Issues #242: Issue #2915 opened by Gin-Sin
9s
9s
[QST] SymInt support arithmetic operation? Auto Label Issues #241: Issue #2913 opened by lingzhiz1998
6s
6s
[QST] Why the pipeline wait before update tma descriptors are removed, at tma array gemm kernel Auto Label Issues #240: Issue #2912 opened by Dixeran
8s
8s
[BUG] Cutlass (v3.2 and v4) build fails on Windows 11 Auto Label Issues #239: Issue #2911 opened by kyamant
6s
6s
[QST]some question about blackwell fmha Auto Label Issues #238: Issue #2909 opened by liuqi123123
6s
6s
[QST] FP4 Tensor Core mma.sync Instruction Unsupported on SM_101 Architecture Auto Label Issues #237: Issue #2908 opened by KarlDe1
8s
8s
[BUG] SM120 NVF4 GEMM (example 79a): misaligned address crash Auto Label Issues #236: Issue #2906 opened by m96-chan
9s
9s
[BUG] SM120 blockwise FP8 GEMM: TMA descriptor misalignment in Params struct Auto Label Issues #235: Issue #2905 opened by m96-chan
7s
7s
[BUG] CuTe DSL seems to discard setmaxnreg hints Auto Label Issues #234: Issue #2904 opened by Gin-Sin
8s
8s