@@ -194,6 +194,18 @@ const PRB_FIELD_DESC prb_fields_nvdebug_eng_gpu[] = {
194194 PRB_MAYBE_FIELD_NAME ("regs" )
195195 PRB_MAYBE_FIELD_DEFAULT (0 )
196196 },
197+ {
198+ 39 ,
199+ {
200+ PRB_OPTIONAL ,
201+ PRB_UINT32 ,
202+ 0 ,
203+ },
204+ 0 ,
205+ 0 ,
206+ PRB_MAYBE_FIELD_NAME ("rusd_mask" )
207+ PRB_MAYBE_FIELD_DEFAULT (0 )
208+ },
197209};
198210
199211// 'Nvd' field defaults
@@ -214,6 +226,36 @@ const PRB_FIELD_DESC prb_fields_nvdebug_eng_nvd[] = {
214226 },
215227};
216228
229+ // 'KGsp' field defaults
230+
231+ // 'KGsp' field descriptors
232+ const PRB_FIELD_DESC prb_fields_nvdebug_eng_kgsp [] = {
233+ {
234+ 1 ,
235+ {
236+ PRB_REPEATED ,
237+ PRB_MESSAGE ,
238+ 0 ,
239+ },
240+ NVDEBUG_ENG_KGSP_RPCINFO ,
241+ 0 ,
242+ PRB_MAYBE_FIELD_NAME ("rpc_history" )
243+ PRB_MAYBE_FIELD_DEFAULT (0 )
244+ },
245+ {
246+ 2 ,
247+ {
248+ PRB_REPEATED ,
249+ PRB_MESSAGE ,
250+ 0 ,
251+ },
252+ NVDEBUG_ENG_KGSP_RPCINFO ,
253+ 0 ,
254+ PRB_MAYBE_FIELD_NAME ("event_history" )
255+ PRB_MAYBE_FIELD_DEFAULT (0 )
256+ },
257+ };
258+
217259// 'RmData' field defaults
218260
219261// 'RmData' field descriptors
@@ -262,6 +304,72 @@ const PRB_FIELD_DESC prb_fields_nvdebug_eng_mc_pcibarinfo[] = {
262304 },
263305};
264306
307+ // 'RpcInfo' field defaults
308+
309+ // 'RpcInfo' field descriptors
310+ const PRB_FIELD_DESC prb_fields_nvdebug_eng_kgsp_rpcinfo [] = {
311+ {
312+ 1 ,
313+ {
314+ PRB_REQUIRED ,
315+ PRB_UINT32 ,
316+ 0 ,
317+ },
318+ 0 ,
319+ 0 ,
320+ PRB_MAYBE_FIELD_NAME ("function" )
321+ PRB_MAYBE_FIELD_DEFAULT (0 )
322+ },
323+ {
324+ 2 ,
325+ {
326+ PRB_REQUIRED ,
327+ PRB_UINT64 ,
328+ 0 ,
329+ },
330+ 0 ,
331+ 0 ,
332+ PRB_MAYBE_FIELD_NAME ("ts_start" )
333+ PRB_MAYBE_FIELD_DEFAULT (0 )
334+ },
335+ {
336+ 3 ,
337+ {
338+ PRB_REQUIRED ,
339+ PRB_UINT64 ,
340+ 0 ,
341+ },
342+ 0 ,
343+ 0 ,
344+ PRB_MAYBE_FIELD_NAME ("ts_end" )
345+ PRB_MAYBE_FIELD_DEFAULT (0 )
346+ },
347+ {
348+ 4 ,
349+ {
350+ PRB_OPTIONAL ,
351+ PRB_UINT32 ,
352+ 0 ,
353+ },
354+ 0 ,
355+ 0 ,
356+ PRB_MAYBE_FIELD_NAME ("data0" )
357+ PRB_MAYBE_FIELD_DEFAULT (0 )
358+ },
359+ {
360+ 5 ,
361+ {
362+ PRB_OPTIONAL ,
363+ PRB_UINT32 ,
364+ 0 ,
365+ },
366+ 0 ,
367+ 0 ,
368+ PRB_MAYBE_FIELD_NAME ("data1" )
369+ PRB_MAYBE_FIELD_DEFAULT (0 )
370+ },
371+ };
372+
265373// Message descriptors
266374const PRB_MSG_DESC prb_messages_nvdebug_eng [] = {
267375 {
@@ -270,7 +378,7 @@ const PRB_MSG_DESC prb_messages_nvdebug_eng[] = {
270378 PRB_MAYBE_MESSAGE_NAME ("NvDebug.Eng.Mc" )
271379 },
272380 {
273- 12 ,
381+ 13 ,
274382 prb_fields_nvdebug_eng_gpu ,
275383 PRB_MAYBE_MESSAGE_NAME ("NvDebug.Eng.Gpu" )
276384 },
@@ -279,6 +387,11 @@ const PRB_MSG_DESC prb_messages_nvdebug_eng[] = {
279387 prb_fields_nvdebug_eng_nvd ,
280388 PRB_MAYBE_MESSAGE_NAME ("NvDebug.Eng.Nvd" )
281389 },
390+ {
391+ 2 ,
392+ prb_fields_nvdebug_eng_kgsp ,
393+ PRB_MAYBE_MESSAGE_NAME ("NvDebug.Eng.KGsp" )
394+ },
282395 {
283396 1 ,
284397 prb_fields_nvdebug_eng_mc_rmdata ,
@@ -289,6 +402,11 @@ const PRB_MSG_DESC prb_messages_nvdebug_eng[] = {
289402 prb_fields_nvdebug_eng_mc_pcibarinfo ,
290403 PRB_MAYBE_MESSAGE_NAME ("NvDebug.Eng.Mc.PciBarInfo" )
291404 },
405+ {
406+ 5 ,
407+ prb_fields_nvdebug_eng_kgsp_rpcinfo ,
408+ PRB_MAYBE_MESSAGE_NAME ("NvDebug.Eng.KGsp.RpcInfo" )
409+ },
292410};
293411
294412// Service descriptors
0 commit comments