|
1 | 1 | /* |
2 | | - * SPDX-FileCopyrightText: Copyright (c) 1999-2023 NVIDIA CORPORATION & AFFILIATES. All rights reserved. |
| 2 | + * SPDX-FileCopyrightText: Copyright (c) 1999-2024 NVIDIA CORPORATION & AFFILIATES. All rights reserved. |
3 | 3 | * SPDX-License-Identifier: MIT |
4 | 4 | * |
5 | 5 | * Permission is hereby granted, free of charge, to any person obtaining a |
@@ -609,6 +609,15 @@ typedef enum |
609 | 609 | NV_POWER_STATE_RUNNING |
610 | 610 | } nv_power_state_t; |
611 | 611 |
|
| 612 | +typedef struct |
| 613 | +{ |
| 614 | + const char *vidmem_power_status; |
| 615 | + const char *dynamic_power_status; |
| 616 | + const char *gc6_support; |
| 617 | + const char *gcoff_support; |
| 618 | + const char *s0ix_status; |
| 619 | +} nv_power_info_t; |
| 620 | + |
612 | 621 | #define NV_PRIMARY_VGA(nv) ((nv)->primary_vga) |
613 | 622 |
|
614 | 623 | #define NV_IS_CTL_DEVICE(nv) ((nv)->flags & NV_FLAG_CONTROL) |
@@ -778,7 +787,7 @@ nv_state_t* NV_API_CALL nv_get_ctl_state (void); |
778 | 787 |
|
779 | 788 | void NV_API_CALL nv_set_dma_address_size (nv_state_t *, NvU32 ); |
780 | 789 |
|
781 | | -NV_STATUS NV_API_CALL nv_alias_pages (nv_state_t *, NvU32, NvU32, NvU32, NvU64, NvU64 *, void **); |
| 790 | +NV_STATUS NV_API_CALL nv_alias_pages (nv_state_t *, NvU32, NvU64, NvU32, NvU32, NvU64, NvU64 *, void **); |
782 | 791 | NV_STATUS NV_API_CALL nv_alloc_pages (nv_state_t *, NvU32, NvU64, NvBool, NvU32, NvBool, NvBool, NvS32, NvU64 *, void **); |
783 | 792 | NV_STATUS NV_API_CALL nv_free_pages (nv_state_t *, NvU32, NvBool, NvU32, void *); |
784 | 793 |
|
@@ -822,6 +831,7 @@ void NV_API_CALL nv_acpi_methods_init (NvU32 *); |
822 | 831 | void NV_API_CALL nv_acpi_methods_uninit (void); |
823 | 832 |
|
824 | 833 | NV_STATUS NV_API_CALL nv_acpi_method (NvU32, NvU32, NvU32, void *, NvU16, NvU32 *, void *, NvU16 *); |
| 834 | +NV_STATUS NV_API_CALL nv_acpi_d3cold_dsm_for_upstream_port (nv_state_t *, NvU8 *, NvU32, NvU32, NvU32 *); |
825 | 835 | NV_STATUS NV_API_CALL nv_acpi_dsm_method (nv_state_t *, NvU8 *, NvU32, NvBool, NvU32, void *, NvU16, NvU32 *, void *, NvU16 *); |
826 | 836 | NV_STATUS NV_API_CALL nv_acpi_ddc_method (nv_state_t *, void *, NvU32 *, NvBool); |
827 | 837 | NV_STATUS NV_API_CALL nv_acpi_dod_method (nv_state_t *, NvU32 *, NvU32 *); |
@@ -990,10 +1000,10 @@ NV_STATUS NV_API_CALL rm_p2p_init_mapping (nvidia_stack_t *, NvU64, NvU6 |
990 | 1000 | NV_STATUS NV_API_CALL rm_p2p_destroy_mapping (nvidia_stack_t *, NvU64); |
991 | 1001 | NV_STATUS NV_API_CALL rm_p2p_get_pages (nvidia_stack_t *, NvU64, NvU32, NvU64, NvU64, NvU64 *, NvU32 *, NvU32 *, NvU32 *, NvU8 **, void *); |
992 | 1002 | NV_STATUS NV_API_CALL rm_p2p_get_gpu_info (nvidia_stack_t *, NvU64, NvU64, NvU8 **, void **); |
993 | | -NV_STATUS NV_API_CALL rm_p2p_get_pages_persistent (nvidia_stack_t *, NvU64, NvU64, void **, NvU64 *, NvU32 *, void *, void *); |
| 1003 | +NV_STATUS NV_API_CALL rm_p2p_get_pages_persistent (nvidia_stack_t *, NvU64, NvU64, void **, NvU64 *, NvU32 *, void *, void *, void **); |
994 | 1004 | NV_STATUS NV_API_CALL rm_p2p_register_callback (nvidia_stack_t *, NvU64, NvU64, NvU64, void *, void (*)(void *), void *); |
995 | 1005 | NV_STATUS NV_API_CALL rm_p2p_put_pages (nvidia_stack_t *, NvU64, NvU32, NvU64, void *); |
996 | | -NV_STATUS NV_API_CALL rm_p2p_put_pages_persistent(nvidia_stack_t *, void *, void *); |
| 1006 | +NV_STATUS NV_API_CALL rm_p2p_put_pages_persistent(nvidia_stack_t *, void *, void *, void *); |
997 | 1007 | NV_STATUS NV_API_CALL rm_p2p_dma_map_pages (nvidia_stack_t *, nv_dma_device_t *, NvU8 *, NvU64, NvU32, NvU64 *, void **); |
998 | 1008 | NV_STATUS NV_API_CALL rm_dma_buf_dup_mem_handle (nvidia_stack_t *, nv_state_t *, NvHandle, NvHandle, NvHandle, NvHandle, void *, NvHandle, NvU64, NvU64, NvHandle *, void **); |
999 | 1009 | void NV_API_CALL rm_dma_buf_undup_mem_handle(nvidia_stack_t *, nv_state_t *, NvHandle, NvHandle); |
@@ -1027,9 +1037,7 @@ void NV_API_CALL rm_enable_dynamic_power_management(nvidia_stack_t *, nv_s |
1027 | 1037 | NV_STATUS NV_API_CALL rm_ref_dynamic_power(nvidia_stack_t *, nv_state_t *, nv_dynamic_power_mode_t); |
1028 | 1038 | void NV_API_CALL rm_unref_dynamic_power(nvidia_stack_t *, nv_state_t *, nv_dynamic_power_mode_t); |
1029 | 1039 | NV_STATUS NV_API_CALL rm_transition_dynamic_power(nvidia_stack_t *, nv_state_t *, NvBool, NvBool *); |
1030 | | -const char* NV_API_CALL rm_get_vidmem_power_status(nvidia_stack_t *, nv_state_t *); |
1031 | | -const char* NV_API_CALL rm_get_dynamic_power_management_status(nvidia_stack_t *, nv_state_t *); |
1032 | | -const char* NV_API_CALL rm_get_gpu_gcx_support(nvidia_stack_t *, nv_state_t *, NvBool); |
| 1040 | +void NV_API_CALL rm_get_power_info(nvidia_stack_t *, nv_state_t *, nv_power_info_t *); |
1033 | 1041 |
|
1034 | 1042 | void NV_API_CALL rm_acpi_notify(nvidia_stack_t *, nv_state_t *, NvU32); |
1035 | 1043 | void NV_API_CALL rm_acpi_nvpcf_notify(nvidia_stack_t *); |
|
0 commit comments