@@ -624,27 +624,45 @@ typedef enum
624624#define NV_GET_NV_STATE (pGpu ) \
625625 (nv_state_t *)((pGpu) ? (pGpu)->pOsGpuInfo : NULL)
626626
627- #define IS_REG_OFFSET (nv , offset , length ) \
628- (((offset) >= (nv)->regs->cpu_address) && \
629- (((offset) + ((length)-1)) <= \
630- (nv)->regs->cpu_address + ((nv)->regs->size-1)))
631-
632- #define IS_FB_OFFSET (nv , offset , length ) \
633- (((nv)->fb) && ((offset) >= (nv)->fb->cpu_address) && \
634- (((offset) + ((length)-1)) <= (nv)->fb->cpu_address + ((nv)->fb->size-1)))
635-
636- #define IS_UD_OFFSET (nv , offset , length ) \
637- (((nv)->ud.cpu_address != 0) && ((nv)->ud.size != 0) && \
638- ((offset) >= (nv)->ud.cpu_address) && \
639- (((offset) + ((length)-1)) <= (nv)->ud.cpu_address + ((nv)->ud.size-1)))
640-
641- #define IS_IMEM_OFFSET (nv , offset , length ) \
642- (((nv)->bars[NV_GPU_BAR_INDEX_IMEM].cpu_address != 0) && \
643- ((nv)->bars[NV_GPU_BAR_INDEX_IMEM].size != 0) && \
644- ((offset) >= (nv)->bars[NV_GPU_BAR_INDEX_IMEM].cpu_address) && \
645- (((offset) + ((length) - 1)) <= \
646- (nv)->bars[NV_GPU_BAR_INDEX_IMEM].cpu_address + \
647- ((nv)->bars[NV_GPU_BAR_INDEX_IMEM].size - 1)))
627+ static inline NvBool IS_REG_OFFSET (nv_state_t * nv , NvU64 offset , NvU64 length )
628+ {
629+ return ((offset >= nv -> regs -> cpu_address ) &&
630+
631+
632+
633+ ((offset + (length - 1 )) <= (nv -> regs -> cpu_address + (nv -> regs -> size - 1 ))));
634+ }
635+
636+ static inline NvBool IS_FB_OFFSET (nv_state_t * nv , NvU64 offset , NvU64 length )
637+ {
638+ return ((nv -> fb ) && (offset >= nv -> fb -> cpu_address ) &&
639+
640+
641+
642+ ((offset + (length - 1 )) <= (nv -> fb -> cpu_address + (nv -> fb -> size - 1 ))));
643+ }
644+
645+ static inline NvBool IS_UD_OFFSET (nv_state_t * nv , NvU64 offset , NvU64 length )
646+ {
647+ return ((nv -> ud .cpu_address != 0 ) && (nv -> ud .size != 0 ) &&
648+ (offset >= nv -> ud .cpu_address ) &&
649+
650+
651+
652+ ((offset + (length - 1 )) <= (nv -> ud .cpu_address + (nv -> ud .size - 1 ))));
653+ }
654+
655+ static inline NvBool IS_IMEM_OFFSET (nv_state_t * nv , NvU64 offset , NvU64 length )
656+ {
657+ return ((nv -> bars [NV_GPU_BAR_INDEX_IMEM ].cpu_address != 0 ) &&
658+ (nv -> bars [NV_GPU_BAR_INDEX_IMEM ].size != 0 ) &&
659+ (offset >= nv -> bars [NV_GPU_BAR_INDEX_IMEM ].cpu_address ) &&
660+
661+
662+
663+ ((offset + (length - 1 )) <= (nv -> bars [NV_GPU_BAR_INDEX_IMEM ].cpu_address +
664+ (nv -> bars [NV_GPU_BAR_INDEX_IMEM ].size - 1 ))));
665+ }
648666
649667#define NV_RM_MAX_MSIX_LINES 8
650668
0 commit comments