We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 0c21aaf commit 0d30419Copy full SHA for 0d30419
src/vga/mod.rs
@@ -682,7 +682,7 @@ impl ScanlineTimingBuffer {
682
// Back porch. Adjusted by a few clocks to account for interrupt +
683
// PIO SM start latency.
684
Self::make_timing(
685
- (timings.2 * Self::CLOCKS_PER_PIXEL) - 5,
+ (timings.2 * Self::CLOCKS_PER_PIXEL) - 10,
686
hsync.disabled(),
687
vsync.disabled(),
688
RaiseIrq::None,
@@ -691,7 +691,7 @@ impl ScanlineTimingBuffer {
691
// moving. Adjusted to compensate for changes made to previous
692
// period to ensure scan-line remains at correct length.
693
694
- (timings.3 * Self::CLOCKS_PER_PIXEL) + 5,
+ (timings.3 * Self::CLOCKS_PER_PIXEL) + 10,
695
696
697
RaiseIrq::Irq0,
0 commit comments