Skip to content

NetFPGA 10G RLDRAM Stream

Jong Hun Han edited this page Feb 4, 2014 · 7 revisions

RLDRAM Stream contrib_projects.

This page is under construction.

After cloning NetFPGA10G-live, follow below steps to set up environments for RLDRAM projects.

  1. Download Xilinx RLDRAM memory controller to ./contrib-projects/rldram_stream/hw/pcores/nf10_rldram_stream_v1_00_a/hdl/verilog/.

  2. Extract the downloaded file at the same directory.

  3. Make a directory xilinx.

  4. Copy all verilog files in ./XAPP852/verilog/ to xilinx directory.

Clone this wiki locally