We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
RLDRAM Stream contrib_projects.
This page is under construction.
After cloning NetFPGA10G-live, follow below steps to set up environments for RLDRAM projects.
Download Xilinx RLDRAM memory controller to ./contrib-projects/rldram_stream/hw/pcores/nf10_rldram_stream_v1_00_a/hdl/verilog/.
Extract the downloaded file at the same directory.
Make a directory xilinx.
Copy all verilog files in ./XAPP852/verilog/ to xilinx directory.