Skip to content

Commit d321b3e

Browse files
sprengerJuliaSprenger
authored andcommitted
[Neuralynx] make sampling frequency estimation more exact
...and capable of handling only a single package
1 parent d6b3f73 commit d321b3e

File tree

1 file changed

+18
-1
lines changed

1 file changed

+18
-1
lines changed

neo/test/rawiotest/test_neuralynxrawio.py

Lines changed: 18 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -91,7 +91,24 @@ def test_scan_ncs_files(self):
9191
self.assertDictEqual(rawio._sigs_length[2], {('CSC1', '48'): 897536})
9292
self.assertListEqual(rawio._sigs_t_stop, [8427.831990, 8487.768498, 8515.816549])
9393
self.assertListEqual(rawio._sigs_t_start, [8408.806811, 8427.832053, 8487.768561])
94-
self.assertEqual(len(rawio._sigs_memmaps), 3) # check only that there are 3 memmaps
94+
self.assertEqual(len(rawio._sigs_memmaps), 3) # check that there are only 3 memmaps
95+
96+
# Test Cheetah 6.4.1, with different sampling rates across ncs files.
97+
rawio = NeuralynxRawIO(self.get_local_path('neuralynx/Cheetah_v6.4.1dev/original_data'))
98+
rawio.parse_header()
99+
100+
self.assertEqual(rawio._nb_segment, 1)
101+
seg_idx = 0
102+
103+
self.assertEqual(rawio.signal_streams_count(), 3)
104+
self.assertListEqual(rawio._timestamp_limits, [(1614363777985169, 1614363778481169)])
105+
self.assertDictEqual(rawio._sigs_length[seg_idx], {('CSC1', '26'): 15872,
106+
('LFP4', '41'): 1024,
107+
('WE1', '33'): 512})
108+
self.assertListEqual(rawio._sigs_t_stop, [1614363778.481169])
109+
self.assertListEqual(rawio._sigs_t_start, [1614363777.985169])
110+
# check that there are only 3 memmaps
111+
self.assertEqual(len(rawio._sigs_memmaps[seg_idx]), 3)
95112

96113
def test_single_file_mode(self):
97114
"""

0 commit comments

Comments
 (0)