Skip to content

Commit 3b0e80a

Browse files
toppercNoumanAmir657
authored andcommitted
[RISCV] Add OperandType to loadfpimm. (llvm#114150)
This is represented in the MachineInstr and MCInst as a 5-bit unsigned immediate so we use OPERAND_UIMM5. If someone needs to know for sure its an FLI constant in the future we can break it out to a new type.
1 parent 4235e14 commit 3b0e80a

File tree

1 file changed

+2
-0
lines changed

1 file changed

+2
-0
lines changed

llvm/lib/Target/RISCV/RISCVInstrInfoZfa.td

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -35,6 +35,8 @@ def LoadFPImmOperand : AsmOperandClass {
3535
def loadfpimm : Operand<XLenVT> {
3636
let ParserMatchClass = LoadFPImmOperand;
3737
let PrintMethod = "printFPImmOperand";
38+
let OperandType = "OPERAND_UIMM5";
39+
let OperandNamespace = "RISCVOp";
3840
}
3941

4042
def RTZArg : AsmOperandClass {

0 commit comments

Comments
 (0)