@@ -1328,14 +1328,17 @@ TLI_DEFINE_VECFUNC("llvm.log2.f64", "amd_vrd2_log2", FIXED(2), NOMASK, "_ZGV_LLV
13281328TLI_DEFINE_VECFUNC(" llvm.log2.f64" , " amd_vrd4_log2" , FIXED(4 ), NOMASK, "_ZGV_LLVM_N4v")
13291329TLI_DEFINE_VECFUNC(" llvm.log2.f64" , " amd_vrd8_log2" , FIXED(8 ), NOMASK, "_ZGV_LLVM_N8v")
13301330
1331+ TLI_DEFINE_VECFUNC(" log10" , " amd_vrd2_log10" , FIXED(2 ), NOMASK, "_ZGV_LLVM_N2v")
13311332TLI_DEFINE_VECFUNC(" log10f" , " amd_vrs16_log10f" , FIXED(16 ), NOMASK, "_ZGV_LLVM_N16v")
13321333TLI_DEFINE_VECFUNC(" log10f" , " amd_vrs8_log10f" , FIXED(8 ), NOMASK, "_ZGV_LLVM_N8v")
13331334TLI_DEFINE_VECFUNC(" log10f" , " amd_vrs4_log10f" , FIXED(4 ), NOMASK, "_ZGV_LLVM_N4v")
13341335
1336+ TLI_DEFINE_VECFUNC(" __log10_finite" , " amd_vrd2_log10" , FIXED(2 ), NOMASK, "_ZGV_LLVM_N2v")
13351337TLI_DEFINE_VECFUNC(" __log10f_finite" , " amd_vrs16_log10f" , FIXED(16 ), NOMASK, "_ZGV_LLVM_N16v")
13361338TLI_DEFINE_VECFUNC(" __log10f_finite" , " amd_vrs8_log10f" , FIXED(8 ), NOMASK, "_ZGV_LLVM_N8v")
13371339TLI_DEFINE_VECFUNC(" __log10f_finite" , " amd_vrs4_log10f" , FIXED(4 ), NOMASK, "_ZGV_LLVM_N4v")
13381340
1341+ TLI_DEFINE_VECFUNC(" llvm.log10.f64" , " amd_vrd2_log10" , FIXED(2 ), NOMASK, "_ZGV_LLVM_N2v")
13391342TLI_DEFINE_VECFUNC(" llvm.log10.f32" , " amd_vrs16_log10f" , FIXED(16 ), NOMASK, "_ZGV_LLVM_N16v")
13401343TLI_DEFINE_VECFUNC(" llvm.log10.f32" , " amd_vrs8_log10f" , FIXED(8 ), NOMASK, "_ZGV_LLVM_N8v")
13411344TLI_DEFINE_VECFUNC(" llvm.log10.f32" , " amd_vrs4_log10f" , FIXED(4 ), NOMASK, "_ZGV_LLVM_N4v")
@@ -1350,6 +1353,12 @@ TLI_DEFINE_VECFUNC("erf", "amd_vrd8_erf", FIXED(8), NOMASK, "_ZGV_LLVM_N8v")
13501353TLI_DEFINE_VECFUNC(" exp10" , " amd_vrd2_exp10" , FIXED(2 ), NOMASK, "_ZGV_LLVM_N2v")
13511354TLI_DEFINE_VECFUNC(" exp10f" , " amd_vrs4_exp10f" , FIXED(4 ), NOMASK, "_ZGV_LLVM_N4v")
13521355
1356+ TLI_DEFINE_VECFUNC(" __exp10_finite" , " amd_vrd2_exp10" , FIXED(2 ), NOMASK, "_ZGV_LLVM_N2v")
1357+ TLI_DEFINE_VECFUNC(" __exp10f_finite" , " amd_vrs4_exp10f" , FIXED(4 ), NOMASK, "_ZGV_LLVM_N4v")
1358+
1359+ TLI_DEFINE_VECFUNC(" llvm.exp10.f64" , " amd_vrd2_exp10" , FIXED(2 ), NOMASK, "_ZGV_LLVM_N2v")
1360+ TLI_DEFINE_VECFUNC(" llvm.exp10.f32" , " amd_vrs4_exp10f" , FIXED(4 ), NOMASK, "_ZGV_LLVM_N4v")
1361+
13531362TLI_DEFINE_VECFUNC(" expm1" , " amd_vrd2_expm1" , FIXED(2 ), NOMASK, "_ZGV_LLVM_N2v")
13541363TLI_DEFINE_VECFUNC(" expm1f" , " amd_vrs4_expm1f" , FIXED(4 ), NOMASK, "_ZGV_LLVM_N4v")
13551364
@@ -1380,10 +1389,19 @@ TLI_DEFINE_VECFUNC("llvm.asin.f32", "amd_vrs4_asinf", FIXED(4), NOMASK, "_ZGV_LL
13801389TLI_DEFINE_VECFUNC(" llvm.asin.f32" , " amd_vrs8_asinf" , FIXED(8 ), NOMASK, "_ZGV_LLVM_N8v")
13811390TLI_DEFINE_VECFUNC(" llvm.asin.f32" , " amd_vrs16_asinf" , FIXED(16 ), NOMASK, "_ZGV_LLVM_N16v")
13821391
1392+ TLI_DEFINE_VECFUNC(" __asin_finite" , " amd_vrd8_asin" , FIXED(8 ), NOMASK, "_ZGV_LLVM_N8v")
1393+ TLI_DEFINE_VECFUNC(" __asinf_finite" , " amd_vrs4_asinf" , FIXED(4 ), NOMASK, "_ZGV_LLVM_N4v")
1394+ TLI_DEFINE_VECFUNC(" __asinf_finite" , " amd_vrs8_asinf" , FIXED(8 ), NOMASK, "_ZGV_LLVM_N8v")
1395+ TLI_DEFINE_VECFUNC(" __asinf_finite" , " amd_vrs16_asinf" , FIXED(16 ), NOMASK, "_ZGV_LLVM_N16v")
1396+
13831397TLI_DEFINE_VECFUNC(" acosf" , " amd_vrs4_acosf" , FIXED(4 ), NOMASK, "_ZGV_LLVM_N4v")
13841398TLI_DEFINE_VECFUNC(" acosf" , " amd_vrs8_acosf" , FIXED(8 ), NOMASK, "_ZGV_LLVM_N8v")
13851399TLI_DEFINE_VECFUNC(" acosf" , " amd_vrs16_acosf" , FIXED(16 ), NOMASK, "_ZGV_LLVM_N16v")
13861400
1401+ TLI_DEFINE_VECFUNC(" __acosf_finite" , " amd_vrs4_acosf" , FIXED(4 ), NOMASK, "_ZGV_LLVM_N4v")
1402+ TLI_DEFINE_VECFUNC(" __acosf_finite" , " amd_vrs8_acosf" , FIXED(8 ), NOMASK, "_ZGV_LLVM_N8v")
1403+ TLI_DEFINE_VECFUNC(" __acosf_finite" , " amd_vrs16_acosf" , FIXED(16 ), NOMASK, "_ZGV_LLVM_N16v")
1404+
13871405TLI_DEFINE_VECFUNC(" llvm.acos.f32" , " amd_vrs16_acosf" , FIXED(16 ), NOMASK, "_ZGV_LLVM_N16v")
13881406TLI_DEFINE_VECFUNC(" llvm.acos.f32" , " amd_vrs8_acosf" , FIXED(8 ), NOMASK, "_ZGV_LLVM_N8v")
13891407TLI_DEFINE_VECFUNC(" llvm.acos.f32" , " amd_vrs4_acosf" , FIXED(4 ), NOMASK, "_ZGV_LLVM_N4v")
@@ -1421,6 +1439,12 @@ TLI_DEFINE_VECFUNC("llvm.tanh.f32", "amd_vrs16_tanhf", FIXED(16), NOMASK, "_ZGV_
14211439TLI_DEFINE_VECFUNC(" cbrt" , " amd_vrd2_cbrt" , FIXED(2 ), NOMASK, "_ZGV_LLVM_N2v")
14221440TLI_DEFINE_VECFUNC(" cbrtf" , " amd_vrs4_cbrtf" , FIXED(4 ), NOMASK, "_ZGV_LLVM_N4v")
14231441
1442+ TLI_DEFINE_VECFUNC(" sincos" , " amd_vrd4_sincos" , FIXED(4 ), NOMASK, "_ZGV_LLVM_N4vl8l8")
1443+ TLI_DEFINE_VECFUNC(" sincos" , " amd_vrd8_sincos" , FIXED(8 ), NOMASK, "_ZGV_LLVM_N8vl8l8")
1444+
1445+ TLI_DEFINE_VECFUNC(" sincosf" , " amd_vrs4_sincosf" , FIXED(4 ), NOMASK, "_ZGV_LLVM_N4vl4l4")
1446+ TLI_DEFINE_VECFUNC(" sincosf" , " amd_vrs8_sincosf" , FIXED(8 ), NOMASK, "_ZGV_LLVM_N8vl4l4")
1447+ TLI_DEFINE_VECFUNC(" sincosf" , " amd_vrs16_sincosf" , FIXED(16 ), NOMASK, "_ZGV_LLVM_N16vl4l4")
14241448#else
14251449#error "Must choose which vector library functions are to be defined."
14261450#endif
0 commit comments