Skip to content

Milestones

List view

  • A set of expansion boards are being considered that can turn the TERES-I into a "portable lab." This may include capabilities such as a digital storage oscilloscope and logic analyzer.

    No due date
  • We are designing new main boards with newer and more powerful processors with more RAM and NAND flash (the trade-off would be a shorter battery life, of course).

    No due date
    1/1 issues closed
  • Different main board configurations: the first iteration comes with ARM64 and x86 support. The MIPS architecture is coming soon with other architectures to follow. The concept is to make templates which others may use to customize so other SOCs may be used for a main board. For further reading, see how MIPS is going open-source: https://www.eetimes.com/document.asp?doc_id=1334087

    No due date
  • Different main board configurations: the first iteration comes with ARM64 and x86 support. The MIPS architecture is coming soon with other architectures to follow. The concept is to make templates which others may use to customize so other SOCs may be used for a main board.

    No due date
  • TERES-I comes with 1376x768 LCD configuration. Future main boards aim at 1920x1080 pixels.

    No due date