|
22 | 22 | #define PIN_TO_BITMASK(pin) (digitalPinToBitMask(pin)) |
23 | 23 | #define DIRECT_PIN_READ(base, mask) (((*(base+4)) & (mask)) ? 1 : 0) |
24 | 24 |
|
25 | | -/* ESP8266 v2.0.0 Arduino workaround for bug https://github.com/esp8266/Arduino/issues/1110 |
26 | | - Once ESP8266 Arduino v2.1.0 is released, this #elif should be removed and line 11 of this |
27 | | - file should read: |
28 | | - #elif defined(__SAM3X8E__) || defined(ESP8266) |
29 | | -*/ |
| 25 | +/* ESP8266 v2.0.0 Arduino workaround for bug https://github.com/esp8266/Arduino/issues/1110 */ |
30 | 26 | #elif defined(ESP8266) |
31 | 27 |
|
32 | 28 | #define IO_REG_TYPE uint32_t |
33 | | -#define PIN_TO_BASEREG(pin) ((volatile uint32_t *)(0x60000000+(0x318))) //Bypassing erroneous preprocessor macros |
| 29 | +#define PIN_TO_BASEREG(pin) ((volatile uint32_t *)(0x60000000+(0x318))) |
34 | 30 | #define PIN_TO_BITMASK(pin) (digitalPinToBitMask(pin)) |
35 | 31 | #define DIRECT_PIN_READ(base, mask) (((*(base)) & (mask)) ? 1 : 0) |
36 | | -/* End of workaround */ |
| 32 | + |
| 33 | +#elif defined(__SAMD21G18A__) |
| 34 | + |
| 35 | +#define IO_REG_TYPE uint32_t |
| 36 | +#define PIN_TO_BASEREG(pin) portModeRegister(digitalPinToPort(pin)) |
| 37 | +#define PIN_TO_BITMASK(pin) (digitalPinToBitMask(pin)) |
| 38 | +#define DIRECT_PIN_READ(base, mask) (((*((base)+8)) & (mask)) ? 1 : 0) |
| 39 | + |
| 40 | +#elif defined(RBL_NRF51822) |
| 41 | + |
| 42 | +#define IO_REG_TYPE uint32_t |
| 43 | +#define PIN_TO_BASEREG(pin) (0) |
| 44 | +#define PIN_TO_BITMASK(pin) (pin) |
| 45 | +#define DIRECT_PIN_READ(base, pin) nrf_gpio_pin_read(pin) |
| 46 | + |
| 47 | +#elif defined(__arc__) /* Arduino101/Genuino101 specifics */ |
| 48 | + |
| 49 | +#include "scss_registers.h" |
| 50 | +#include "portable.h" |
| 51 | +#include "avr/pgmspace.h" |
| 52 | +#define GPIO_ID(pin) (g_APinDescription[pin].ulGPIOId) |
| 53 | +#define GPIO_TYPE(pin) (g_APinDescription[pin].ulGPIOType) |
| 54 | +#define GPIO_BASE(pin) (g_APinDescription[pin].ulGPIOBase) |
| 55 | +#define EXT_PORT_OFFSET_SS 0x0A |
| 56 | +#define EXT_PORT_OFFSET_SOC 0x50 |
| 57 | +#define PIN_TO_BASEREG(pin) ((volatile uint32_t *)g_APinDescription[pin].ulGPIOBase) |
| 58 | +#define PIN_TO_BITMASK(pin) pin |
| 59 | +#define IO_REG_TYPE uint32_t |
| 60 | +static inline __attribute__((always_inline)) |
| 61 | +IO_REG_TYPE directRead(volatile IO_REG_TYPE *base, IO_REG_TYPE pin) |
| 62 | +{ |
| 63 | + IO_REG_TYPE ret; |
| 64 | + if (SS_GPIO == GPIO_TYPE(pin)) { |
| 65 | + ret = READ_ARC_REG(((IO_REG_TYPE)base + EXT_PORT_OFFSET_SS)); |
| 66 | + } else { |
| 67 | + ret = MMIO_REG_VAL_FROM_BASE((IO_REG_TYPE)base, EXT_PORT_OFFSET_SOC); |
| 68 | + } |
| 69 | + return ((ret >> GPIO_ID(pin)) & 0x01); |
| 70 | +} |
| 71 | +#define DIRECT_PIN_READ(base, pin) directRead(base, pin) |
37 | 72 |
|
38 | 73 | #endif |
39 | 74 |
|
|
0 commit comments