Skip to content

Commit 4778787

Browse files
committed
ram.length
1 parent a6230da commit 4778787

File tree

1 file changed

+6
-0
lines changed

1 file changed

+6
-0
lines changed

veriloggen/types/ram.py

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -203,6 +203,12 @@ def __init__(self, m, name, clk, rst,
203203
def __getitem__(self, index):
204204
return self.interfaces[index]
205205

206+
@property
207+
def length(self):
208+
if isinstance(self.addrwidth, int):
209+
return 2 ** self.addrwidth
210+
return vtypes.Int(2) ** self.addrwidth
211+
206212
def disable_write(self, port):
207213
self.seq(
208214
self.interfaces[port].wdata(0),

0 commit comments

Comments
 (0)