Skip to content

Commit 512afa7

Browse files
committed
default latency
1 parent c2c740e commit 512afa7

File tree

1 file changed

+3
-0
lines changed

1 file changed

+3
-0
lines changed

veriloggen/stream/stypes.py

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -454,6 +454,7 @@ def _implement(self, m, seq, svalid=None, senable=None):
454454

455455

456456
class _BinaryOperator(_Operator):
457+
latency = 1
457458

458459
def __init__(self, left, right):
459460
_Operator.__init__(self)
@@ -514,6 +515,7 @@ def _implement(self, m, seq, svalid=None, senable=None):
514515

515516

516517
class _UnaryOperator(_Operator):
518+
latency = 1
517519

518520
def __init__(self, right):
519521
_Operator.__init__(self)
@@ -1766,6 +1768,7 @@ def eval(self):
17661768

17671769

17681770
class _Delay(_UnaryOperator):
1771+
latency = 1
17691772

17701773
def __init__(self, right):
17711774
_UnaryOperator.__init__(self, right)

0 commit comments

Comments
 (0)