Skip to content

Commit 8e7bd1f

Browse files
committed
test_led.py in average_validready is updated.
1 parent c0d79eb commit 8e7bd1f

File tree

1 file changed

+2
-4
lines changed
  • sample/tests/lib_pipeline/average_validready

1 file changed

+2
-4
lines changed

sample/tests/lib_pipeline/average_validready/test_led.py

Lines changed: 2 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -164,22 +164,20 @@
164164
wire _pipe_ready_0;
165165
wire _pipe_nvalid_0;
166166
assign _pipe_nvalid_0 = ((vx && _pipe_valid_0) && _pipe_ready_0);
167-
assign rx = _pipe_ready_0;
167+
assign rx = (_pipe_ready_0 && _pipe_ready_3);
168168
reg [32-1:0] _pipe_data_1;
169169
reg _pipe_valid_1;
170170
wire _pipe_ready_1;
171171
wire _pipe_nvalid_1;
172172
assign _pipe_nvalid_1 = ((vx && _pipe_valid_1) && _pipe_ready_1);
173-
assign _pipe_ready_0 = _pipe_ready_1;
173+
assign _pipe_ready_0 = (_pipe_ready_1 && _pipe_ready_2);
174174
reg [32-1:0] _pipe_data_2;
175175
reg _pipe_valid_2;
176176
wire _pipe_ready_2;
177-
assign _pipe_ready_0 = _pipe_ready_2;
178177
assign _pipe_ready_1 = _pipe_ready_2;
179178
reg [32-1:0] _pipe_data_3;
180179
reg _pipe_valid_3;
181180
wire _pipe_ready_3;
182-
assign rx = _pipe_ready_3;
183181
reg [32-1:0] _pipe_data_4;
184182
reg _pipe_valid_4;
185183
wire _pipe_ready_4;

0 commit comments

Comments
 (0)