Skip to content

Commit 90caa2a

Browse files
committed
Merge branch 'feature_stream_predicate' into develop
2 parents 9d2525a + 1db8101 commit 90caa2a

File tree

1 file changed

+12
-10
lines changed

1 file changed

+12
-10
lines changed

veriloggen/stream/stypes.py

Lines changed: 12 additions & 10 deletions
Original file line numberDiff line numberDiff line change
@@ -2549,16 +2549,6 @@ def _implement(self, m, seq, svalid=None, senable=None):
25492549
seq(data(reset_value), cond=reset_cond)
25502550

25512551

2552-
class Predicate(_Accumulator):
2553-
ops = (lambda x, y: y, )
2554-
2555-
def __init__(self, value, condition, initval=0,
2556-
reset=None, width=32, signed=True):
2557-
size = 1
2558-
_Accumulator.__init__(self, value, size, initval,
2559-
condition, reset, width, signed)
2560-
2561-
25622552
class ReduceAdd(_Accumulator):
25632553
ops = (vtypes.Plus, )
25642554

@@ -3237,6 +3227,18 @@ def write(self, fsm, value):
32373227
)
32383228

32393229

3230+
class Predicate(Reg):
3231+
__intrinsics__ = ()
3232+
3233+
def __init__(self, data, when):
3234+
Reg.__init__(self, data, when)
3235+
self.graph_label = 'Predicate'
3236+
self.graph_shape = 'box'
3237+
3238+
def write(self, fsm, value):
3239+
raise NotImplementedError()
3240+
3241+
32403242
class ReadRAM(_SpecialOperator):
32413243
latency = 3
32423244

0 commit comments

Comments
 (0)