Skip to content

Commit ca67166

Browse files
committed
to_verilog is updated for Generate statement again.
1 parent 1d2a5c8 commit ca67166

File tree

1 file changed

+2
-1
lines changed

1 file changed

+2
-1
lines changed

veriloggen/to_verilog.py

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -466,7 +466,8 @@ def make_length(self, node):
466466

467467
#---------------------------------------------------------------------------
468468
def visit(self, node):
469-
if isinstance(node, module.Module): return self.visit_Module(node)
469+
if isinstance(node, module.Module) and not isinstance(node, module.Generate):
470+
return self.visit_Module(node)
470471
visitor = getattr(self, 'visit_' + node.__class__.__name__, self.generic_visit)
471472
return visitor(node)
472473

0 commit comments

Comments
 (0)