Skip to content

Commit 3396d32

Browse files
committed
Fix typos
1 parent 86e2c24 commit 3396d32

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

test/ctmrg/fixed_iterscheme.jl

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -18,7 +18,7 @@ using PEPSKit:
1818
# initialize parameters
1919
χbond = 2
2020
χenv = 16
21-
svd_algs = [SVDAdjoint(; fwd_alg = LAPACK_DivideAndConquer), SVDAdjoint(; fwd_alg = IterSVD())]
21+
svd_algs = [SVDAdjoint(; fwd_alg = LAPACK_DivideAndConquer()), SVDAdjoint(; fwd_alg = IterSVD())]
2222
projector_algs = [:halfinfinite] #, :fullinfinite]
2323
unitcells = [(1, 1), (3, 4)]
2424
atol = 1.0e-5
@@ -59,7 +59,7 @@ end
5959
maxiter = 200,
6060
svd_alg = SVDAdjoint(; fwd_alg = IterSVD(; alg = GKL(; tol = 1.0e-14, krylovdim = χenv + 10))),
6161
)
62-
ctm_alg_full = SimultaneousCTMRG(; svd_alg = SVDAdjoint(; fwd_alg = LAPACK_DivideAndConquer))
62+
ctm_alg_full = SimultaneousCTMRG(; svd_alg = SVDAdjoint(; fwd_alg = LAPACK_DivideAndConquer()))
6363

6464
# initialize states
6565
Random.seed!(91283219347)

0 commit comments

Comments
 (0)