|
18 | 18 | EDMEulerScheduler, |
19 | 19 | TCDScheduler, |
20 | 20 | ) |
| 21 | +from diffusers import ( |
| 22 | + StableDiffusionControlNetPipeline, |
| 23 | + StableDiffusionControlNetInpaintPipeline, |
| 24 | + StableDiffusionPipeline, |
| 25 | + StableDiffusionXLInpaintPipeline, |
| 26 | + StableDiffusionXLAdapterPipeline, |
| 27 | + StableDiffusionXLPipeline, |
| 28 | + StableDiffusionXLControlNetPipeline, |
| 29 | + StableDiffusionPAGPipeline, |
| 30 | + # StableDiffusionControlNetPAGInpaintPipeline, |
| 31 | + StableDiffusionControlNetPAGPipeline, |
| 32 | + # StableDiffusionControlNetImg2ImgPAGPipeline, |
| 33 | + StableDiffusionXLPAGPipeline, |
| 34 | + StableDiffusionXLPAGInpaintPipeline, |
| 35 | + StableDiffusionXLControlNetPAGPipeline, |
| 36 | + # StableDiffusionXLAdapterPAGPipeline, |
| 37 | + # StableDiffusionXLControlNetImg2ImgPAGPipeline, |
| 38 | +) |
| 39 | + |
| 40 | +CLASS_DIFFUSERS_TASK = { |
| 41 | + "StableDiffusionPipeline": { |
| 42 | + "base": StableDiffusionPipeline, |
| 43 | + "inpaint": StableDiffusionControlNetInpaintPipeline, |
| 44 | + "controlnet": StableDiffusionControlNetPipeline, |
| 45 | + # "controlnet_img2img": StableDiffusionControlNetImg2ImgPipeline, |
| 46 | + }, |
| 47 | + "StableDiffusionXLPipeline": { |
| 48 | + "base": StableDiffusionXLPipeline, |
| 49 | + "inpaint": StableDiffusionXLInpaintPipeline, |
| 50 | + "controlnet": StableDiffusionXLControlNetPipeline, |
| 51 | + "adapter": StableDiffusionXLAdapterPipeline, |
| 52 | + # "controlnet_img2img": StableDiffusionXLControlNetImg2ImgPipeline, |
| 53 | + }, |
| 54 | +} |
| 55 | + |
| 56 | +CLASS_PAG_DIFFUSERS_TASK = { |
| 57 | + "StableDiffusionPipeline": { |
| 58 | + "base": StableDiffusionPAGPipeline, |
| 59 | + "inpaint": StableDiffusionControlNetInpaintPipeline, |
| 60 | + "controlnet": StableDiffusionControlNetPAGPipeline, |
| 61 | + # "controlnet_img2img": StableDiffusionControlNetImg2ImgPAGPipeline, |
| 62 | + }, |
| 63 | + "StableDiffusionXLPipeline": { |
| 64 | + "base": StableDiffusionXLPAGPipeline, |
| 65 | + "inpaint": StableDiffusionXLPAGInpaintPipeline, |
| 66 | + "controlnet": StableDiffusionXLControlNetPAGPipeline, |
| 67 | + # "adapter": StableDiffusionXLAdapterPAGPipeline, |
| 68 | + # "controlnet_img2img": StableDiffusionXLControlNetImg2ImgPAGPipeline, |
| 69 | + }, |
| 70 | +} |
21 | 71 |
|
22 | 72 | CONTROLNET_MODEL_IDS = { |
23 | 73 | "openpose": ["lllyasviel/control_v11p_sd15_openpose", "r3gm/controlnet-openpose-sdxl-1.0-fp16"], |
24 | 74 | "canny": ["lllyasviel/control_v11p_sd15_canny", "r3gm/controlnet-canny-scribble-integrated-sdxl-v2-fp16"], |
25 | | - "mlsd": "lllyasviel/control_v11p_sd15_mlsd", |
| 75 | + "mlsd": ["lllyasviel/control_v11p_sd15_mlsd", "r3gm/controlnet-union-sdxl-1.0-fp16"], |
26 | 76 | "scribble": ["lllyasviel/control_v11p_sd15_scribble", "r3gm/controlnet-canny-scribble-integrated-sdxl-v2-fp16"], |
27 | | - "softedge": ["lllyasviel/control_v11p_sd15_softedge", "r3gm/controlnet-canny-scribble-integrated-sdxl-v2-fp16"], |
28 | | - "segmentation": "lllyasviel/control_v11p_sd15_seg", |
29 | | - "depth": ["lllyasviel/control_v11f1p_sd15_depth", "diffusers/controlnet-depth-sdxl-1.0-mid"], |
30 | | - "normalbae": "lllyasviel/control_v11p_sd15_normalbae", |
31 | | - "lineart": ["lllyasviel/control_v11p_sd15_lineart", "r3gm/controlnet-lineart-anime-sdxl-fp16"], |
32 | | - "lineart_anime": "lllyasviel/control_v11p_sd15s2_lineart_anime", |
| 77 | + "softedge": ["lllyasviel/control_v11p_sd15_softedge", "r3gm/controlnet-union-sdxl-1.0-fp16"], |
| 78 | + "segmentation": ["lllyasviel/control_v11p_sd15_seg", "r3gm/controlnet-union-sdxl-1.0-fp16"], |
| 79 | + "depth": ["lllyasviel/control_v11f1p_sd15_depth", "r3gm/controlnet-union-sdxl-1.0-fp16"], |
| 80 | + "normalbae": ["lllyasviel/control_v11p_sd15_normalbae", "r3gm/controlnet-union-sdxl-1.0-fp16"], |
| 81 | + "lineart": ["lllyasviel/control_v11p_sd15_lineart", "r3gm/controlnet-union-sdxl-1.0-fp16"], |
| 82 | + "lineart_anime": ["lllyasviel/control_v11p_sd15s2_lineart_anime", "r3gm/controlnet-lineart-anime-sdxl-fp16"], |
33 | 83 | "shuffle": "lllyasviel/control_v11e_sd15_shuffle", |
34 | 84 | "ip2p": "lllyasviel/control_v11e_sd15_ip2p", |
35 | 85 | "inpaint": "lllyasviel/control_v11p_sd15_inpaint", |
|
41 | 91 | "sdxl_openpose_t2i": "TencentARC/t2i-adapter-openpose-sdxl-1.0", |
42 | 92 | "img2img": "Nothinghere", |
43 | 93 | "pattern": ["monster-labs/control_v1p_sd15_qrcode_monster", "r3gm/control_v1p_sdxl_qrcode_monster_fp16"], |
44 | | - "sdxl_tile_realistic": "Yakonrus/SDXL_Controlnet_Tile_Realistic_v2", |
| 94 | + "tile": ["lllyasviel/control_v11f1e_sd15_tile", "r3gm/controlnet-tile-sdxl-1.0-fp16"], # "sdxl_tile_realistic": "Yakonrus/SDXL_Controlnet_Tile_Realistic_v2", |
| 95 | + "recolor": ["latentcat/control_v1p_sd15_brightness", "r3gm/controlnet-recolor-sdxl-fp16"], |
45 | 96 | # "sdxl_depth-zoe_t2i": "TencentARC/t2i-adapter-depth-zoe-sdxl-1.0", |
46 | 97 | # "sdxl_recolor_t2i": "TencentARC/t2i-adapter-recolor-sdxl-1.0", |
47 | 98 | } |
|
89 | 140 | OLD_PROMPT_WEIGHT_OPTIONS = ALL_PROMPT_WEIGHT_OPTIONS[0:2] |
90 | 141 |
|
91 | 142 | SCHEDULER_CONFIG_MAP = { |
92 | | - "DPM++ 2M": (DPMSolverMultistepScheduler, {"use_karras_sigmas": False}), |
93 | | - "DPM++ 2M Karras": (DPMSolverMultistepScheduler, {"use_karras_sigmas": True}), |
| 143 | + "DPM++ 2M": (DPMSolverMultistepScheduler, {"algorithm_type": "dpmsolver++", "use_karras_sigmas": False}), |
| 144 | + "DPM++ 2M Karras": (DPMSolverMultistepScheduler, {"algorithm_type": "dpmsolver++", "use_karras_sigmas": True}), |
94 | 145 | "DPM++ 2M SDE": (DPMSolverMultistepScheduler, {"use_karras_sigmas": False, "algorithm_type": "sde-dpmsolver++"}), |
95 | 146 | "DPM++ 2M SDE Karras": (DPMSolverMultistepScheduler, {"use_karras_sigmas": True, "algorithm_type": "sde-dpmsolver++"}), |
96 | | - "DPM++ 2S": (DPMSolverSinglestepScheduler, {"use_karras_sigmas": False}), |
97 | | - "DPM++ 2S Karras": (DPMSolverSinglestepScheduler, {"use_karras_sigmas": True}), |
98 | | - "DPM++ 1S": (DPMSolverMultistepScheduler, {"solver_order": 1}), |
99 | | - "DPM++ 1S Karras": (DPMSolverMultistepScheduler, {"solver_order": 1, "use_karras_sigmas": True}), |
100 | | - "DPM++ 3M": (DPMSolverMultistepScheduler, {"solver_order": 3}), |
101 | | - "DPM++ 3M Karras": (DPMSolverMultistepScheduler, {"solver_order": 3, "use_karras_sigmas": True}), |
| 147 | + "DPM++ 2S": (DPMSolverSinglestepScheduler, {"algorithm_type": "dpmsolver++", "use_karras_sigmas": False}), |
| 148 | + "DPM++ 2S Karras": (DPMSolverSinglestepScheduler, {"algorithm_type": "dpmsolver++", "use_karras_sigmas": True}), |
| 149 | + "DPM++ 1S": (DPMSolverMultistepScheduler, {"algorithm_type": "dpmsolver++", "solver_order": 1}), |
| 150 | + "DPM++ 1S Karras": (DPMSolverMultistepScheduler, {"algorithm_type": "dpmsolver++", "solver_order": 1, "use_karras_sigmas": True}), |
| 151 | + "DPM++ 3M": (DPMSolverMultistepScheduler, {"algorithm_type": "dpmsolver++", "solver_order": 3}), |
| 152 | + "DPM++ 3M Karras": (DPMSolverMultistepScheduler, {"algorithm_type": "dpmsolver++", "solver_order": 3, "use_karras_sigmas": True}), |
| 153 | + "DPM 3M": (DPMSolverMultistepScheduler, {"algorithm_type": "dpmsolver", "final_sigmas_type": "sigma_min", "solver_order": 3}), |
102 | 154 | "DPM++ SDE": (DPMSolverSDEScheduler, {"use_karras_sigmas": False}), |
103 | 155 | "DPM++ SDE Karras": (DPMSolverSDEScheduler, {"use_karras_sigmas": True}), |
104 | 156 | "DPM2": (KDPM2DiscreteScheduler, {}), |
|
125 | 177 | "DPM++ 2M EDM Karras": (EDMDPMSolverMultistepScheduler, {"use_karras_sigmas": True, "solver_order": 2, "solver_type": "midpoint", "final_sigmas_type": "zero", "algorithm_type": "dpmsolver++"}), |
126 | 178 | "DDPM": (DDPMScheduler, {}), |
127 | 179 |
|
128 | | - "DPM++ 2M Lu": (DPMSolverMultistepScheduler, {"use_lu_lambdas": True}), |
129 | | - "DPM++ 2M Ef": (DPMSolverMultistepScheduler, {"euler_at_final": True}), |
| 180 | + "DPM++ 2M Lu": (DPMSolverMultistepScheduler, {"algorithm_type": "dpmsolver++", "use_lu_lambdas": True}), |
| 181 | + "DPM++ 2M Ef": (DPMSolverMultistepScheduler, {"algorithm_type": "dpmsolver++", "euler_at_final": True}), |
130 | 182 | "DPM++ 2M SDE Lu": (DPMSolverMultistepScheduler, {"use_lu_lambdas": True, "algorithm_type": "sde-dpmsolver++"}), |
131 | 183 | "DPM++ 2M SDE Ef": (DPMSolverMultistepScheduler, {"algorithm_type": "sde-dpmsolver++", "euler_at_final": True}), |
132 | 184 |
|
|
153 | 205 | "base_light_v2": ["h94/IP-Adapter", "models", "ip-adapter_sd15_light_v11.bin", "H"], |
154 | 206 | "faceid_plus": ["h94/IP-Adapter-FaceID", "", "ip-adapter-faceid-plus_sd15.bin", "H"], |
155 | 207 | "faceid_plus_v2": ["h94/IP-Adapter-FaceID", "", "ip-adapter-faceid-plusv2_sd15.bin", "H"], |
156 | | - "faceid": ["h94/IP-Adapter-FaceID", "", "ip-adapter-faceid_sd15.bin", None], |
157 | | - "faceid_portrait_v2": ["h94/IP-Adapter-FaceID", "", "ip-adapter-faceid-portrait-v11_sd15.bin", None], # last portrait |
158 | | - "faceid_portrait": ["h94/IP-Adapter-FaceID", "", "ip-adapter-faceid-portrait_sd15.bin", None], |
| 208 | + "faceid": ["h94/IP-Adapter-FaceID", "", "ip-adapter-faceid_sd15.bin", "H"], # None |
| 209 | + "faceid_portrait_v2": ["h94/IP-Adapter-FaceID", "", "ip-adapter-faceid-portrait-v11_sd15.bin", "H"], # None |
| 210 | + "faceid_portrait": ["h94/IP-Adapter-FaceID", "", "ip-adapter-faceid-portrait_sd15.bin", "H"], # None |
159 | 211 | "composition_plus": ["ostris/ip-composition-adapter", "", "ip_plus_composition_sd15.safetensors", "H"] |
160 | 212 | }, |
161 | 213 | "StableDiffusionXLPipeline": { |
|
165 | 217 | "base_vit_G": ["h94/IP-Adapter", "sdxl_models", "ip-adapter_sdxl.safetensors", "G"], |
166 | 218 | "base": ["h94/IP-Adapter", "sdxl_models", "ip-adapter_sdxl_vit-h.safetensors", "H"], |
167 | 219 | "faceid_plus_v2": ["h94/IP-Adapter-FaceID", "", "ip-adapter-faceid-plusv2_sdxl.bin", "H"], |
168 | | - "faceid": ["h94/IP-Adapter-FaceID", "", "ip-adapter-faceid_sdxl.bin", None], |
169 | | - "faceid_portrait": ["h94/IP-Adapter-FaceID", "", "ip-adapter-faceid-portrait_sdxl.bin", None], |
170 | | - "faceid_portrait_v2": ["h94/IP-Adapter-FaceID", "", "ip-adapter-faceid-portrait_sdxl_unnorm.bin", None], |
| 220 | + "faceid": ["h94/IP-Adapter-FaceID", "", "ip-adapter-faceid_sdxl.bin", "H"], # None |
| 221 | + "faceid_portrait": ["h94/IP-Adapter-FaceID", "", "ip-adapter-faceid-portrait_sdxl.bin", "H"], # None |
| 222 | + "faceid_portrait_v2": ["h94/IP-Adapter-FaceID", "", "ip-adapter-faceid-portrait_sdxl_unnorm.bin", "H"], # None |
171 | 223 | "composition_plus": ["ostris/ip-composition-adapter", "", "ip_plus_composition_sdxl.safetensors", "H"] |
172 | 224 | } |
173 | 225 | } # no suffix lora |
|
0 commit comments