@@ -1283,11 +1283,11 @@ typedef struct
12831283 * @{
12841284 */
12851285HAL_StatusTypeDef FMC_NORSRAM_Init (FMC_NORSRAM_TypeDef * Device ,
1286- FMC_NORSRAM_InitTypeDef * Init );
1286+ const FMC_NORSRAM_InitTypeDef * Init );
12871287HAL_StatusTypeDef FMC_NORSRAM_Timing_Init (FMC_NORSRAM_TypeDef * Device ,
1288- FMC_NORSRAM_TimingTypeDef * Timing , uint32_t Bank );
1288+ const FMC_NORSRAM_TimingTypeDef * Timing , uint32_t Bank );
12891289HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init (FMC_NORSRAM_EXTENDED_TypeDef * Device ,
1290- FMC_NORSRAM_TimingTypeDef * Timing , uint32_t Bank ,
1290+ const FMC_NORSRAM_TimingTypeDef * Timing , uint32_t Bank ,
12911291 uint32_t ExtendedMode );
12921292HAL_StatusTypeDef FMC_NORSRAM_DeInit (FMC_NORSRAM_TypeDef * Device ,
12931293 FMC_NORSRAM_EXTENDED_TypeDef * ExDevice , uint32_t Bank );
@@ -1315,11 +1315,11 @@ HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Disable(FMC_NORSRAM_TypeDef *Devic
13151315/** @defgroup FMC_LL_NAND_Private_Functions_Group1 NAND Initialization/de-initialization functions
13161316 * @{
13171317 */
1318- HAL_StatusTypeDef FMC_NAND_Init (FMC_NAND_TypeDef * Device , FMC_NAND_InitTypeDef * Init );
1318+ HAL_StatusTypeDef FMC_NAND_Init (FMC_NAND_TypeDef * Device , const FMC_NAND_InitTypeDef * Init );
13191319HAL_StatusTypeDef FMC_NAND_CommonSpace_Timing_Init (FMC_NAND_TypeDef * Device ,
1320- FMC_NAND_PCC_TimingTypeDef * Timing , uint32_t Bank );
1320+ const FMC_NAND_PCC_TimingTypeDef * Timing , uint32_t Bank );
13211321HAL_StatusTypeDef FMC_NAND_AttributeSpace_Timing_Init (FMC_NAND_TypeDef * Device ,
1322- FMC_NAND_PCC_TimingTypeDef * Timing , uint32_t Bank );
1322+ const FMC_NAND_PCC_TimingTypeDef * Timing , uint32_t Bank );
13231323HAL_StatusTypeDef FMC_NAND_DeInit (FMC_NAND_TypeDef * Device , uint32_t Bank );
13241324/**
13251325 * @}
@@ -1330,7 +1330,7 @@ HAL_StatusTypeDef FMC_NAND_DeInit(FMC_NAND_TypeDef *Device, uint32_t Bank);
13301330 */
13311331HAL_StatusTypeDef FMC_NAND_ECC_Enable (FMC_NAND_TypeDef * Device , uint32_t Bank );
13321332HAL_StatusTypeDef FMC_NAND_ECC_Disable (FMC_NAND_TypeDef * Device , uint32_t Bank );
1333- HAL_StatusTypeDef FMC_NAND_GetECC (FMC_NAND_TypeDef * Device , uint32_t * ECCval , uint32_t Bank ,
1333+ HAL_StatusTypeDef FMC_NAND_GetECC (const FMC_NAND_TypeDef * Device , uint32_t * ECCval , uint32_t Bank ,
13341334 uint32_t Timeout );
13351335/**
13361336 * @}
@@ -1370,9 +1370,9 @@ HAL_StatusTypeDef FMC_PCCARD_DeInit(FMC_PCCARD_TypeDef *Device);
13701370/** @defgroup FMC_LL_SDRAM_Private_Functions_Group1 SDRAM Initialization/de-initialization functions
13711371 * @{
13721372 */
1373- HAL_StatusTypeDef FMC_SDRAM_Init (FMC_SDRAM_TypeDef * Device , FMC_SDRAM_InitTypeDef * Init );
1373+ HAL_StatusTypeDef FMC_SDRAM_Init (FMC_SDRAM_TypeDef * Device , const FMC_SDRAM_InitTypeDef * Init );
13741374HAL_StatusTypeDef FMC_SDRAM_Timing_Init (FMC_SDRAM_TypeDef * Device ,
1375- FMC_SDRAM_TimingTypeDef * Timing , uint32_t Bank );
1375+ const FMC_SDRAM_TimingTypeDef * Timing , uint32_t Bank );
13761376HAL_StatusTypeDef FMC_SDRAM_DeInit (FMC_SDRAM_TypeDef * Device , uint32_t Bank );
13771377/**
13781378 * @}
@@ -1384,11 +1384,11 @@ HAL_StatusTypeDef FMC_SDRAM_DeInit(FMC_SDRAM_TypeDef *Device, uint32_t Bank);
13841384HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Enable (FMC_SDRAM_TypeDef * Device , uint32_t Bank );
13851385HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Disable (FMC_SDRAM_TypeDef * Device , uint32_t Bank );
13861386HAL_StatusTypeDef FMC_SDRAM_SendCommand (FMC_SDRAM_TypeDef * Device ,
1387- FMC_SDRAM_CommandTypeDef * Command , uint32_t Timeout );
1387+ const FMC_SDRAM_CommandTypeDef * Command , uint32_t Timeout );
13881388HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate (FMC_SDRAM_TypeDef * Device , uint32_t RefreshRate );
13891389HAL_StatusTypeDef FMC_SDRAM_SetAutoRefreshNumber (FMC_SDRAM_TypeDef * Device ,
13901390 uint32_t AutoRefreshNumber );
1391- uint32_t FMC_SDRAM_GetModeStatus (FMC_SDRAM_TypeDef * Device , uint32_t Bank );
1391+ uint32_t FMC_SDRAM_GetModeStatus (const FMC_SDRAM_TypeDef * Device , uint32_t Bank );
13921392/**
13931393 * @}
13941394 */
0 commit comments