We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent c5995e2 commit c1fd5acCopy full SHA for c1fd5ac
mlir/lib/Dialect/LLVMIR/IR/NVVMDialect.cpp
@@ -421,7 +421,7 @@ LogicalResult ConvertBF16x2ToF8x2Op::verify() {
421
"bf16x2 to f8x2.";
422
423
auto rnd = getRnd();
424
- if (!(rnd == RndMode::RZ || rnd == RndMode::RP))
+ if (rnd != RndMode::RZ && rnd != RndMode::RP)
425
return emitOpError("Only RZ and RP rounding modes are supported for "
426
"conversions from bf16x2 to f8x2.");
427
0 commit comments