We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 130ddbb commit 0a0f077Copy full SHA for 0a0f077
llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp
@@ -33,7 +33,7 @@ using namespace llvm;
33
// optimal RC for Opc and Dest of MFMA. In particular, there are high RP cases
34
// where it is better to produce the VGPR form (e.g. if there are VGPR users
35
// of the MFMA result).
36
-cl::opt<bool> MFMAVGPRForm(
+static cl::opt<bool> MFMAVGPRForm(
37
"amdgpu-mfma-vgpr-form", cl::Hidden,
38
cl::desc("Whether to force use VGPR for Opc and Dest of MFMA. If "
39
"unspecified, default to compiler heuristics"),
0 commit comments