We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 2baad26 commit eaae528Copy full SHA for eaae528
lld/test/ELF/riscv-relocatable-align.s
@@ -4,7 +4,7 @@
4
# RUN: llvm-mc -filetype=obj -triple=riscv64 -mattr=+c,+relax b1.s -o b1c.o
5
# RUN: llvm-mc -filetype=obj -triple=riscv64 -mattr=+c,+relax c.s -o cc.o
6
# RUN: llvm-mc -filetype=obj -triple=riscv64 -mattr=+c d.s -o dc.o
7
-
+# REQUIRES: aLessRISCyTest
8
## No RELAX. Don't synthesize ALIGN.
9
# RUN: ld.lld -r bc.o dc.o -o bd.ro
10
# RUN: llvm-readelf -r bd.ro | FileCheck %s --check-prefix=NOREL
0 commit comments