Skip to content

Commit 01adbab

Browse files
iyshengiysheng
committed
[bsp][gd32103c-eval] Add gd32103c-eval bsp
1 parent b8bd21f commit 01adbab

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

77 files changed

+41061
-0
lines changed

‎bsp/gd32103c-eval/Kconfig‎

Lines changed: 70 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,70 @@
1+
mainmenu "RT-Thread Configuration"
2+
3+
config BSP_DIR
4+
string
5+
option env="BSP_ROOT"
6+
default "."
7+
8+
config RTT_DIR
9+
string
10+
option env="RTT_ROOT"
11+
default "../.."
12+
13+
# you can change the RTT_ROOT default: "rt-thread"
14+
# example : default "F:/git_repositories/rt-thread"
15+
16+
config PKGS_DIR
17+
string
18+
option env="PKGS_ROOT"
19+
default "packages"
20+
21+
source "$RTT_DIR/Kconfig"
22+
source "$PKGS_DIR/Kconfig"
23+
24+
config SOC_SERIES_GD32F1
25+
bool
26+
default y
27+
28+
config SOC_GD32103C
29+
bool
30+
select RT_USING_COMPONENTS_INIT
31+
select RT_USING_USER_MAIN
32+
select SOC_SERIES_GD32F1
33+
default y
34+
35+
menu "On-chip Peripheral Drivers"
36+
menuconfig BSP_USING_UART
37+
bool "Enable UART"
38+
default y
39+
select RT_USING_SERIAL
40+
if BSP_USING_UART
41+
config BSP_USING_UART0
42+
bool "using uart0"
43+
default n
44+
config BSP_USING_UART1
45+
bool "using uart1"
46+
default n
47+
config BSP_USING_UART2
48+
bool "using uart2"
49+
default y
50+
config BSP_USING_UART3
51+
bool "using uart3"
52+
default n
53+
config BSP_USING_UART4
54+
bool "using uart4"
55+
default n
56+
endif
57+
menuconfig BSP_USING_ADC
58+
bool "Enable ADC"
59+
default n
60+
select RT_USING_ADC
61+
if BSP_USING_ADC
62+
config BSP_USING_ADC0
63+
bool "using adc0"
64+
default n
65+
config BSP_USING_ADC1
66+
bool "using adc1"
67+
default n
68+
endif
69+
70+
endmenu

‎bsp/gd32103c-eval/Libraries/CMSIS/GD/GD32F1xx/Include/gd32f10x.h‎

Lines changed: 8033 additions & 0 deletions
Large diffs are not rendered by default.

‎bsp/gd32103c-eval/Libraries/CMSIS/GD/GD32F1xx/Include/gd32f10x_conf.h‎

Lines changed: 39 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,39 @@
1+
/**
2+
******************************************************************************
3+
* @brief Configuration file.
4+
******************************************************************************
5+
*/
6+
7+
/* Define to prevent recursive inclusion -------------------------------------*/
8+
#ifndef __GD32F10X_CONF_H
9+
#define __GD32F10X_CONF_H
10+
11+
/* Includes ------------------------------------------------------------------*/
12+
/* Comment the line below to disable peripheral header file inclusion */
13+
#include "gd32f10x_adc.h"
14+
#include "gd32f10x_bkp.h"
15+
#include "gd32f10x_can.h"
16+
#include "gd32f10x_crc.h"
17+
#include "gd32f10x_dac.h"
18+
#include "gd32f10x_dma.h"
19+
#include "gd32f10x_eth.h"
20+
#include "gd32f10x_exmc.h"
21+
#include "gd32f10x_exti.h"
22+
#include "gd32f10x_fmc.h"
23+
#include "gd32f10x_gpio.h"
24+
#include "gd32f10x_i2c.h"
25+
#include "gd32f10x_iwdg.h"
26+
#include "gd32f10x_mcudbg.h"
27+
#include "gd32f10x_misc.h"
28+
#include "gd32f10x_pwr.h"
29+
#include "gd32f10x_rcc.h"
30+
#include "gd32f10x_rcu.h"
31+
#include "gd32f10x_rtc.h"
32+
#include "gd32f10x_sdio.h"
33+
#include "gd32f10x_spi.h"
34+
#include "gd32f10x_timer.h"
35+
#include "gd32f10x_usart.h"
36+
#include "gd32f10x_wwdg.h"
37+
38+
#endif /* __GD32F10X_CONF_H */
39+

‎bsp/gd32103c-eval/Libraries/CMSIS/GD/GD32F1xx/Include/system_gd32f10x.h‎

Lines changed: 64 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,64 @@
1+
/**
2+
******************************************************************************
3+
* @brief CMSIS Cortex-M3 Device Peripheral Access Layer System Header File.
4+
******************************************************************************
5+
*/
6+
7+
/** @addtogroup CMSIS
8+
* @{
9+
*/
10+
11+
/** @addtogroup GD32F10x_system
12+
* @{
13+
*/
14+
15+
/**
16+
* @brief Define to prevent recursive inclusion
17+
*/
18+
#ifndef __SYSTEM_GD32F10X_H
19+
#define __SYSTEM_GD32F10X_H
20+
21+
#ifdef __cplusplus
22+
extern "C" {
23+
#endif
24+
25+
/** @addtogroup GD32F10x_System_Includes
26+
* @{
27+
*/
28+
29+
/**
30+
* @}
31+
*/
32+
33+
/** @addtogroup GD32F10x_System_Exported_types
34+
* @{
35+
*/
36+
extern uint32_t SystemCoreClock; /*!< System Clock Frequency (Core Clock) */
37+
38+
/**
39+
* @}
40+
*/
41+
42+
/** @addtogroup GD32F10x_System_Exported_Functions
43+
* @{
44+
*/
45+
extern void SystemInit(void);
46+
extern void SystemCoreClockUpdate(void);
47+
/**
48+
* @}
49+
*/
50+
51+
#ifdef __cplusplus
52+
}
53+
#endif
54+
55+
#endif /*__SYSTEM_GD32F10X_H */
56+
57+
/**
58+
* @}
59+
*/
60+
61+
/**
62+
* @}
63+
*/
64+

‎bsp/gd32103c-eval/Libraries/CMSIS/GD/GD32F1xx/Source/GCC/isr_tab.s‎

Lines changed: 213 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,213 @@
1+
/*
2+
* File : isr_tab.s
3+
* This file is part of RT-Thread RTOS
4+
* COPYRIGHT (C) 2021, RT-Thread Development Team
5+
*
6+
* Change Logs:
7+
* Date Author Notes
8+
* 2021-01-02 iysheng first implementation
9+
*/
10+
11+
.syntax unified
12+
.cpu cortex-m3
13+
.fpu softvfp
14+
.thumb
15+
16+
.global g_isr_vectors
17+
.section .isr_vector,"a",%progbits
18+
.type g_isr_vectors, STT_OBJECT
19+
20+
.weak Reset_Handler
21+
g_isr_vectors:
22+
.word _estack /* Top of Stack */
23+
.word Reset_Handler /* Reset Handler */
24+
.word NMI_Handler /* NMI Handler */
25+
.word HardFault_Handler /* Hard Fault Handler */
26+
.word MemManage_Handler /* MPU Fault Handler */
27+
.word BusFault_Handler /* Bus Fault Handler */
28+
.word UsageFault_Handler /* Usage Fault Handler */
29+
.word 0 /* Reserved */
30+
.word 0 /* Reserved */
31+
.word 0 /* Reserved */
32+
.word 0 /* Reserved */
33+
.word SVC_Handler /* SVCall Handler */
34+
.word DebugMon_Handler /* Debug Monitor Handler */
35+
.word 0 /* Reserved */
36+
.word PendSV_Handler /* PendSV Handler */
37+
.word SysTick_Handler /* SysTick Handler */
38+
39+
/* external interrupts handler */
40+
.word WWDGT_IRQHandler /* 16:Window Watchdog Timer */
41+
.word LVD_IRQHandler /* 17:LVD through EXTI Line detect */
42+
.word TAMPER_IRQHandler /* 18:Tamper through EXTI Line detect */
43+
.word RTC_IRQHandler /* 19:RTC through EXTI Line */
44+
.word FMC_IRQHandler /* 20:FMC */
45+
.word RCU_CTC_IRQHandler /* 21:RCU and CTC */
46+
.word EXTI0_IRQHandler /* 22:EXTI Line 0 */
47+
.word EXTI1_IRQHandler /* 23:EXTI Line 1 */
48+
.word EXTI2_IRQHandler /* 24:EXTI Line 2 */
49+
.word EXTI3_IRQHandler /* 25:EXTI Line 3 */
50+
.word EXTI4_IRQHandler /* 26:EXTI Line 4 */
51+
.word DMA0_Channel0_IRQHandler /* 27:DMA0 Channel0 */
52+
.word DMA0_Channel1_IRQHandler /* 28:DMA0 Channel1 */
53+
.word DMA0_Channel2_IRQHandler /* 29:DMA0 Channel2 */
54+
.word DMA0_Channel3_IRQHandler /* 30:DMA0 Channel3 */
55+
.word DMA0_Channel4_IRQHandler /* 31:DMA0 Channel4 */
56+
.word DMA0_Channel5_IRQHandler /* 32:DMA0 Channel5 */
57+
.word DMA0_Channel6_IRQHandler /* 33:DMA0 Channel6 */
58+
.word ADC0_1_IRQHandler /* 34:ADC0 and ADC1 */
59+
.word USBD_HP_CAN0_TX_IRQHandler /* 35:USBD HP and CAN0 TX */
60+
.word USBD_LP_CAN0_RX0_IRQHandler /* 36:USBD LP and CAN0 RX0 */
61+
.word CAN0_RX1_IRQHandler /* 37:CAN0 RX1 */
62+
.word CAN0_EWMC_IRQHandler /* 38:CAN0 EWMC */
63+
.word EXTI5_9_IRQHandler /* 39:EXTI5 to EXTI9 */
64+
.word TIMER0_BRK_IRQHandler /* 40:TIMER0 Break */
65+
.word TIMER0_UP_IRQHandler /* 41:TIMER0 Update */
66+
.word TIMER0_TRG_CMT_IRQHandler /* 42:TIMER0 Trigger and Commutation */
67+
.word TIMER0_Channel_IRQHandler /* 43:TIMER0 Channel Capture Compare */
68+
.word TIMER1_IRQHandler /* 44:TIMER1 */
69+
.word TIMER2_IRQHandler /* 45:TIMER2 */
70+
.word TIMER3_IRQHandler /* 46:TIMER3 */
71+
.word I2C0_EV_IRQHandler /* 47:I2C0 Event */
72+
.word I2C0_ER_IRQHandler /* 48:I2C0 Error */
73+
.word I2C1_EV_IRQHandler /* 49:I2C1 Event */
74+
.word I2C1_ER_IRQHandler /* 50:I2C1 Error */
75+
.word SPI0_IRQHandler /* 51:SPI0 */
76+
.word SPI1_IRQHandler /* 52:SPI1 */
77+
.word USART0_IRQHandler /* 53:USART0 */
78+
.word USART1_IRQHandler /* 54:USART1 */
79+
.word USART2_IRQHandler /* 55:USART2 */
80+
.word EXTI10_15_IRQHandler /* 56:EXTI10 to EXTI15 */
81+
.word RTC_Alarm_IRQHandler /* 57:RTC Alarm */
82+
.word USBD_WKUP_IRQHandler /* 58:USBD Wakeup */
83+
.word TIMER7_BRK_IRQHandler /* 59:TIMER7 Break */
84+
.word TIMER7_UP_IRQHandler /* 60:TIMER7 Update */
85+
.word TIMER7_TRG_CMT_IRQHandler /* 61:TIMER7 Trigger and Commutation */
86+
.word TIMER7_Channel_IRQHandler /* 62:TIMER7 Channel Capture Compare */
87+
.word ADC2_IRQHandler /* 63:ADC2 */
88+
.word EXMC_IRQHandler /* 64:EXMC */
89+
.word SDIO_IRQHandler /* 65:SDIO */
90+
.word TIMER4_IRQHandler /* 66:TIMER4 */
91+
.word SPI2_IRQHandler /* 67:SPI2 */
92+
.word UART3_IRQHandler /* 68:UART3 */
93+
.word UART4_IRQHandler /* 69:UART4 */
94+
.word TIMER5_IRQHandler /* 70:TIMER5 */
95+
.word TIMER6_IRQHandler /* 71:TIMER6 */
96+
.word DMA1_Channel0_IRQHandler /* 72:DMA1 Channel0 */
97+
.word DMA1_Channel1_IRQHandler /* 73:DMA1 Channel1 */
98+
.word DMA1_Channel2_IRQHandler /* 74:DMA1 Channel2 */
99+
.word DMA1_Channel3_4_IRQHandler /* 75:DMA1 Channel3 and Channel4 */
100+
101+
/* Exception Handlers */
102+
.weak NMI_Handler
103+
.type NMI_Handler, STT_FUNC
104+
NMI_Handler:
105+
b .
106+
107+
.weak MemManage_Handler
108+
.type MemManage_Handler, STT_FUNC
109+
MemManage_Handler:
110+
b .
111+
112+
.weak BusFault_Handler
113+
.type BusFault_Handler, STT_FUNC
114+
BusFault_Handler:
115+
b .
116+
117+
.weak UsageFault_Handler
118+
.type UsageFault_Handler, STT_FUNC
119+
UsageFault_Handler:
120+
b .
121+
122+
.weak SVC_Handler
123+
.type SVC_Handler, STT_FUNC
124+
SVC_Handler:
125+
b .
126+
127+
.weak DebugMon_Handler
128+
.type DebugMon_Handler, STT_FUNC
129+
DebugMon_Handler:
130+
b .
131+
132+
.weak PendSV_Handler
133+
.type PendSV_Handler, STT_FUNC
134+
PendSV_Handler:
135+
b .
136+
137+
.weak SysTick_Handler
138+
.type SysTick_Handler, STT_FUNC
139+
SysTick_Handler:
140+
b .
141+
142+
.global default_irq_handler
143+
.section .text.default_irq_handler,"ax",%progbits
144+
.type default_irq_handler, STT_FUNC
145+
default_irq_handler:
146+
b .
147+
148+
.macro IRQ handler
149+
.weak \handler
150+
.set \handler, default_irq_handler
151+
.endm
152+
153+
/* IQR Handler */
154+
IRQ WWDGT_IRQHandler
155+
IRQ LVD_IRQHandler
156+
IRQ TAMPER_IRQHandler
157+
IRQ RTC_IRQHandler
158+
IRQ FMC_IRQHandler
159+
IRQ RCU_CTC_IRQHandler
160+
IRQ EXTI0_IRQHandler
161+
IRQ EXTI1_IRQHandler
162+
IRQ EXTI2_IRQHandler
163+
IRQ EXTI3_IRQHandler
164+
IRQ EXTI4_IRQHandler
165+
IRQ DMA0_Channel0_IRQHandler
166+
IRQ DMA0_Channel1_IRQHandler
167+
IRQ DMA0_Channel2_IRQHandler
168+
IRQ DMA0_Channel3_IRQHandler
169+
IRQ DMA0_Channel4_IRQHandler
170+
IRQ DMA0_Channel5_IRQHandler
171+
IRQ DMA0_Channel6_IRQHandler
172+
IRQ ADC0_1_IRQHandler
173+
IRQ USBD_HP_CAN0_TX_IRQHandler
174+
IRQ USBD_LP_CAN0_RX0_IRQHandler
175+
IRQ CAN0_RX1_IRQHandler
176+
IRQ CAN0_EWMC_IRQHandler
177+
IRQ EXTI5_9_IRQHandler
178+
IRQ TIMER0_BRK_IRQHandler
179+
IRQ TIMER0_UP_IRQHandler
180+
IRQ TIMER0_TRG_CMT_IRQHandler
181+
IRQ TIMER0_Channel_IRQHandler
182+
IRQ TIMER1_IRQHandler
183+
IRQ TIMER2_IRQHandler
184+
IRQ TIMER3_IRQHandler
185+
IRQ I2C0_EV_IRQHandler
186+
IRQ I2C0_ER_IRQHandler
187+
IRQ I2C1_EV_IRQHandler
188+
IRQ I2C1_ER_IRQHandler
189+
IRQ SPI0_IRQHandler
190+
IRQ SPI1_IRQHandler
191+
IRQ USART0_IRQHandler
192+
IRQ USART1_IRQHandler
193+
IRQ USART2_IRQHandler
194+
IRQ EXTI10_15_IRQHandler
195+
IRQ RTC_Alarm_IRQHandler
196+
IRQ USBD_WKUP_IRQHandler
197+
IRQ TIMER7_BRK_IRQHandler
198+
IRQ TIMER7_UP_IRQHandler
199+
IRQ TIMER7_TRG_CMT_IRQHandler
200+
IRQ TIMER7_Channel_IRQHandler
201+
IRQ ADC2_IRQHandler
202+
IRQ EXMC_IRQHandler
203+
IRQ SDIO_IRQHandler
204+
IRQ TIMER4_IRQHandler
205+
IRQ SPI2_IRQHandler
206+
IRQ UART3_IRQHandler
207+
IRQ UART4_IRQHandler
208+
IRQ TIMER5_IRQHandler
209+
IRQ TIMER6_IRQHandler
210+
IRQ DMA1_Channel0_IRQHandler
211+
IRQ DMA1_Channel1_IRQHandler
212+
IRQ DMA1_Channel2_IRQHandler
213+
IRQ DMA1_Channel3_4_IRQHandler

0 commit comments

Comments
 (0)