Skip to content

Commit 09bb076

Browse files
XYX12306Rbb666
XYX12306
authored and
Rbb666
committed
[bsp][renesas] initial commit for ra6e2-fpb
1 parent 91fe5ec commit 09bb076

File tree

164 files changed

+110229
-0
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

164 files changed

+110229
-0
lines changed

‎.github/workflows/bsp_buildings.yml‎

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -235,6 +235,7 @@ jobs:
235235
- "renesas/ra6m4-iot"
236236
- "renesas/ra6m3-ek"
237237
- "renesas/ra6m3-hmi-board"
238+
- "renesas/ra6e2-fpb"
238239
- "renesas/ra4m2-eco"
239240
- "renesas/ra2l1-cpk"
240241
- "renesas/ra8m1-ek"

‎bsp/renesas/libraries/HAL_Drivers/config/drv_config.h‎

Lines changed: 24 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -155,6 +155,30 @@ extern "C"
155155

156156
#endif /* SOC_SERIES_R9A07G0 */
157157

158+
#if defined(SOC_SERIES_R7FA6E2)
159+
#include "ra6e2/uart_config.h"
160+
161+
#ifdef BSP_USING_ADC
162+
#include "ra6e2/adc_config.h"
163+
#endif
164+
165+
#ifdef BSP_USING_DAC
166+
#include "ra6e2/dac_config.h"
167+
#endif
168+
169+
#ifdef BSP_USING_PWM
170+
#include "ra6e2/pwm_config.h"
171+
#endif
172+
173+
#ifdef BSP_USING_TIM
174+
#include "ra6e2/timer_config.h"
175+
#endif
176+
177+
#ifdef BSP_USING_CAN
178+
#include "ra6e2/can_config.h"
179+
#endif
180+
#endif /* SOC_SERIES_R7FA6E2 */
181+
158182
#ifdef __cplusplus
159183
}
160184
#endif

‎bsp/renesas/libraries/HAL_Drivers/config/ra6e2/adc_config.h‎

Lines changed: 42 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,42 @@
1+
/*
2+
* Copyright (c) 2006-2024, RT-Thread Development Team
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*
6+
* Change Logs:
7+
* Date Author Notes
8+
* 2021-08-19 Mr.Tiger first version
9+
*/
10+
11+
#ifndef __ADC_CONFIG_H__
12+
#define __ADC_CONFIG_H__
13+
14+
#include <rtthread.h>
15+
#include <rtdevice.h>
16+
#include "hal_data.h"
17+
#ifdef __cplusplus
18+
extern "C" {
19+
#endif
20+
21+
#if defined(BSP_USING_ADC0) || defined(BSP_USING_ADC1)
22+
23+
struct rt_adc_dev
24+
{
25+
struct rt_adc_ops ops;
26+
struct rt_adc_device adc_device;
27+
};
28+
29+
struct ra_adc_map
30+
{
31+
const char *device_name;
32+
const adc_cfg_t *g_cfg;
33+
const adc_ctrl_t *g_ctrl;
34+
const adc_channel_cfg_t *g_channel_cfg;
35+
};
36+
#endif
37+
#endif
38+
39+
#ifdef __cplusplus
40+
}
41+
#endif
42+

‎bsp/renesas/libraries/HAL_Drivers/config/ra6e2/can_config.h‎

Lines changed: 48 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,48 @@
1+
/*
2+
* Copyright (c) 2006-2023, RT-Thread Development Team
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*
6+
* Change Logs:
7+
* Date Author Notes
8+
* 2021-10-29 mazhiyuan first version
9+
*/
10+
11+
#ifndef __CAN_CONFIG_H__
12+
#define __CAN_CONFIG_H__
13+
14+
#include <rtthread.h>
15+
#include "hal_data.h"
16+
17+
#ifdef __cplusplus
18+
extern "C" {
19+
#endif
20+
21+
#if defined(BSP_USING_CAN0)
22+
#ifndef CAN0_CONFIG
23+
#define CAN0_CONFIG \
24+
{ \
25+
.name = "can0", \
26+
.num_of_mailboxs = CAN_NO_OF_MAILBOXES_g_can0, \
27+
.p_api_ctrl = &g_can0_ctrl, \
28+
.p_cfg = &g_can0_cfg, \
29+
}
30+
#endif /* CAN0_CONFIG */
31+
#endif /* BSP_USING_CAN0 */
32+
33+
#if defined(BSP_USING_CAN1)
34+
#ifndef CAN1_CONFIG
35+
#define CAN1_CONFIG \
36+
{ \
37+
.name = "can1", \
38+
.num_of_mailboxs = CAN_NO_OF_MAILBOXES_g_can1, \
39+
.p_api_ctrl = &g_can1_ctrl, \
40+
.p_cfg = &g_can1_cfg, \
41+
}
42+
#endif /* CAN1_CONFIG */
43+
#endif /* BSP_USING_CAN1 */
44+
45+
#ifdef __cplusplus
46+
}
47+
#endif
48+
#endif

‎bsp/renesas/libraries/HAL_Drivers/config/ra6e2/dac_config.h‎

Lines changed: 41 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,41 @@
1+
/*
2+
* Copyright (c) 2006-2023, RT-Thread Development Team
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*
6+
* Change Logs:
7+
* Date Author Notes
8+
* 2021-08-19 Mr.Tiger first version
9+
*/
10+
11+
#ifndef __DAC_CONFIG_H__
12+
#define __DAC_CONFIG_H__
13+
14+
#include <rtthread.h>
15+
#include <rtdevice.h>
16+
#include "hal_data.h"
17+
#ifdef __cplusplus
18+
extern "C" {
19+
#endif
20+
21+
#ifdef BSP_USING_DAC
22+
struct ra_dac_map
23+
{
24+
char name;
25+
const struct st_dac_cfg *g_cfg;
26+
const struct st_dac_instance_ctrl *g_ctrl;
27+
};
28+
29+
struct ra_dac_dev
30+
{
31+
rt_dac_device_t ra_dac_device_t;
32+
struct ra_dac_map *ra_dac_map_dev;
33+
};
34+
#endif
35+
36+
#endif
37+
38+
#ifdef __cplusplus
39+
}
40+
#endif
41+

‎bsp/renesas/libraries/HAL_Drivers/config/ra6e2/lcd_config.h‎

Lines changed: 31 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,31 @@
1+
/*
2+
* Copyright (c) 2006-2024, RT-Thread Development Team
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*
6+
* Change Logs:
7+
* Date Author Notes
8+
* 2024-03-01 Rbb666 the first version
9+
*/
10+
#ifndef __LCD_CONFIG_H_
11+
#define __LCD_CONFIG_H_
12+
13+
typedef enum
14+
{
15+
ROTATION_ZERO = 0,
16+
ROTATION_090 = 90,
17+
ROTATION_180 = 180,
18+
ROTATION_270 = 270,
19+
} bsp_rotation;
20+
21+
#define LCD_WIDTH DISPLAY_HSIZE_INPUT0
22+
#define LCD_HEIGHT DISPLAY_VSIZE_INPUT0
23+
#define LCD_BITS_PER_PIXEL DISPLAY_BITS_PER_PIXEL_INPUT1
24+
#define LCD_PIXEL_FORMAT RTGRAPHIC_PIXEL_FORMAT_RGB565
25+
#define LCD_BUF_SIZE (LCD_WIDTH * LCD_HEIGHT * LCD_BITS_PER_PIXEL / 8)
26+
27+
#define ENABLE_DOUBLE_BUFFER (0)
28+
29+
#define LCD_BL_PIN BSP_IO_PORT_01_PIN_00
30+
31+
#endif

‎bsp/renesas/libraries/HAL_Drivers/config/ra6e2/pwm_config.h‎

Lines changed: 68 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,68 @@
1+
/*
2+
* Copyright (c) 2006-2023, RT-Thread Development Team
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*
6+
* Change Logs:
7+
* Date Author Notes
8+
* 2021-10-26 KevinXu first version
9+
*/
10+
#ifndef __PWM_CONFIG_H__
11+
#define __PWM_CONFIG_H__
12+
13+
#include <rtthread.h>
14+
#include <drv_config.h>
15+
#include "hal_data.h"
16+
17+
#ifdef __cplusplus
18+
extern "C" {
19+
#endif
20+
21+
enum
22+
{
23+
#ifdef BSP_USING_PWM0
24+
BSP_PWM0_INDEX,
25+
#endif
26+
#ifdef BSP_USING_PWM1
27+
BSP_PWM1_INDEX,
28+
#endif
29+
#ifdef BSP_USING_PWM2
30+
BSP_PWM2_INDEX,
31+
#endif
32+
#ifdef BSP_USING_PWM3
33+
BSP_PWM3_INDEX,
34+
#endif
35+
#ifdef BSP_USING_PWM4
36+
BSP_PWM4_INDEX,
37+
#endif
38+
#ifdef BSP_USING_PWM5
39+
BSP_PWM5_INDEX,
40+
#endif
41+
#ifdef BSP_USING_PWM6
42+
BSP_PWM6_INDEX,
43+
#endif
44+
#ifdef BSP_USING_PWM7
45+
BSP_PWM7_INDEX,
46+
#endif
47+
#ifdef BSP_USING_PWM8
48+
BSP_PWM8_INDEX,
49+
#endif
50+
#ifdef BSP_USING_PWM9
51+
BSP_PWM9_INDEX,
52+
#endif
53+
BSP_PWMS_NUM
54+
};
55+
56+
#define PWM_DRV_INITIALIZER(num) \
57+
{ \
58+
.name = "pwm"#num , \
59+
.g_cfg = &g_timer##num##_cfg, \
60+
.g_ctrl = &g_timer##num##_ctrl, \
61+
.g_timer = &g_timer##num, \
62+
}
63+
64+
#ifdef __cplusplus
65+
}
66+
#endif
67+
68+
#endif /* __PWM_CONFIG_H__ */

‎bsp/renesas/libraries/HAL_Drivers/config/ra6e2/timer_config.h‎

Lines changed: 67 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,67 @@
1+
/*
2+
* Copyright (c) 2006-2023, RT-Thread Development Team
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*
6+
* Change Logs:
7+
* Date Author Notes
8+
* 2023-09-04 Rbb666 first version
9+
*/
10+
11+
#ifndef __TIMER_CONFIG_H__
12+
#define __TIMER_CONFIG_H__
13+
14+
#include <rtthread.h>
15+
#include <drv_config.h>
16+
#include "hal_data.h"
17+
18+
#ifdef __cplusplus
19+
extern "C"
20+
{
21+
#endif
22+
23+
#define PLCKD_PRESCALER_MAX_SELECT 7
24+
25+
/* RA6M3: Frequency ratio: PCLKA:PCLKD = 1:N (N = 1/2/4/8/16/32/64) */
26+
#define PLCKD_PRESCALER_120M (BSP_FEATURE_GPT_ODC_FREQ_MAX)
27+
#define PLCKD_PRESCALER_60M (BSP_FEATURE_GPT_ODC_FREQ_MAX / 2)
28+
#define PLCKD_PRESCALER_30M (BSP_FEATURE_GPT_ODC_FREQ_MAX / 4)
29+
#define PLCKD_PRESCALER_15M (BSP_FEATURE_GPT_ODC_FREQ_MAX / 8)
30+
#define PLCKD_PRESCALER_7_5M (BSP_FEATURE_GPT_ODC_FREQ_MAX / 16)
31+
#define PLCKD_PRESCALER_3_75M (BSP_FEATURE_GPT_ODC_FREQ_MAX / 32)
32+
#define PLCKD_PRESCALER_1_875M (BSP_FEATURE_GPT_ODC_FREQ_MAX / 64)
33+
34+
#ifndef TMR_DEV_INFO_CONFIG
35+
#define TMR_DEV_INFO_CONFIG \
36+
{ \
37+
.maxfreq = 120000000, \
38+
.minfreq = 1875000, \
39+
.maxcnt = 0XFFFFFFFF, \
40+
.cntmode = HWTIMER_CNTMODE_UP, \
41+
}
42+
#endif /* TIM_DEV_INFO_CONFIG */
43+
44+
enum
45+
{
46+
#ifdef BSP_USING_TIM0
47+
BSP_TIMER0_INDEX,
48+
#endif
49+
#ifdef BSP_USING_TIM1
50+
BSP_TIMER1_INDEX,
51+
#endif
52+
BSP_TIMERS_NUM
53+
};
54+
55+
#define TIMER_DRV_INITIALIZER(num) \
56+
{ \
57+
.name = "timer" #num, \
58+
.g_cfg = &g_timer##num##_cfg, \
59+
.g_ctrl = &g_timer##num##_ctrl, \
60+
.g_timer = &g_timer##num, \
61+
}
62+
63+
#ifdef __cplusplus
64+
}
65+
#endif
66+
67+
#endif /* __TIMER_CONFIG_H__ */

0 commit comments

Comments
 (0)