We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent df3d4b7 commit 183f9beCopy full SHA for 183f9be
bsp/gd32450z-eval/drivers/drv_spi.c
@@ -130,7 +130,7 @@ static rt_err_t configure(struct rt_spi_device* device,
130
}
131
} /* baudrate */
132
133
- switch(configuration->mode)
+ switch(configuration->mode & RT_SPI_MODE_3)
134
{
135
case RT_SPI_MODE_0:
136
spi_init_struct.clock_polarity_phase = SPI_CK_PL_LOW_PH_1EDGE;
0 commit comments