Skip to content

Commit 25426dc

Browse files
committed
fix(bsp): 修正链接脚本中的拼写错误并启用环境变量配置
修复链接脚本中'excetion'拼写错误为'execution' 启用rtconfig.py中的环境变量配置选项
1 parent 58f43e4 commit 25426dc

File tree

3 files changed

+11
-15
lines changed

3 files changed

+11
-15
lines changed

bsp/stm32/stm32h723-lxb-disco/board/board.c

Lines changed: 0 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -10,10 +10,6 @@
1010

1111
#include "board.h"
1212

13-
/**
14-
* @brief System Clock Configuration
15-
* @retval None
16-
*/
1713
/**
1814
* @brief System Clock Configuration
1915
* @retval None

bsp/stm32/stm32h723-lxb-disco/board/linker_scripts/link.sct

Lines changed: 7 additions & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -3,30 +3,30 @@
33
; *********************************************************************************;
44

55
ON_CHIP 0x08000000 0x00100000 { ; load_region size_region
6-
FLASH 0x08000000 0x00100000 { ; load address = excetion address
6+
FLASH 0x08000000 0x00100000 { ; load address = execution address
77
*.o (RESET, +First)
88
*(InRoot$$Sections)
99
.ANY (+RO)
1010
.ANY (+XO)
1111
}
12-
AXI_SRAM 0x24000000 0x00050000 { ; load address = excetion address
12+
AXI_SRAM 0x24000000 0x00050000 { ; load address = execution address
1313
.ANY (+RW +ZI)
1414
; *(.sram1)
1515
}
1616
;***region***;
17-
; ITCM 0x00000000 0x00010000 { ; load address = excetion address
17+
; ITCM 0x00000000 0x00010000 { ; load address = execution address
1818
; *(.itcm)
1919
; }
20-
; DTCM 0x20000000 0x00020000 { ; load address = excetion address
20+
; DTCM 0x20000000 0x00020000 { ; load address = execution address
2121
; *(.dtcm)
2222
; }
23-
; AHB_SRAM_D2 0x30000000 0x00008000 { ; load address = excetion address
23+
; AHB_SRAM_D2 0x30000000 0x00008000 { ; load address = execution address
2424
; *(.sram2)
2525
; }
26-
; AHB_SRAM_D3 0x38000000 0x00004000 { ; load address = excetion address
26+
; AHB_SRAM_D3 0x38000000 0x00004000 { ; load address = execution address
2727
; *(.sram3)
2828
; }
29-
; BACKUP_SRAM_D3 0x38800000 0x00001000 { ; load address = excetion address
29+
; BACKUP_SRAM_D3 0x38800000 0x00001000 { ; load address = execution address
3030
; *(.bsram)
3131
; }
3232
;***endregion***;

bsp/stm32/stm32h723-lxb-disco/rtconfig.py

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -8,8 +8,8 @@
88
# bsp lib config
99
BSP_LIBRARY_TYPE = None
1010

11-
# if os.getenv('RTT_CC'):
12-
# CROSS_TOOL = os.getenv('RTT_CC')
11+
if os.getenv('RTT_CC'):
12+
CROSS_TOOL = os.getenv('RTT_CC')
1313
if os.getenv('RTT_ROOT'):
1414
RTT_ROOT = os.getenv('RTT_ROOT')
1515

@@ -25,8 +25,8 @@
2525
PLATFORM = 'iccarm'
2626
EXEC_PATH = r'C:/Program Files (x86)/IAR Systems/Embedded Workbench 8.3'
2727

28-
# if os.getenv('RTT_EXEC_PATH'):
29-
# EXEC_PATH = os.getenv('RTT_EXEC_PATH')
28+
if os.getenv('RTT_EXEC_PATH'):
29+
EXEC_PATH = os.getenv('RTT_EXEC_PATH')
3030

3131
BUILD = 'debug'
3232

0 commit comments

Comments
 (0)