We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
2 parents a65e6d1 + ad5eb2e commit c1eb0d8Copy full SHA for c1eb0d8
libcpu/mips/gs232/gs232.h
@@ -51,8 +51,8 @@
51
52
/* Watch Dog registers */
53
#define WDT_EN HWREG32(WDT_BASE + 0x00)
54
-#define WDT_SET HWREG32(WDT_BASE + 0x04)
55
-#define WDT_TIMER HWREG32(WDT_BASE + 0x08)
+#define WDT_SET HWREG32(WDT_BASE + 0x08)
+#define WDT_TIMER HWREG32(WDT_BASE + 0x04)
56
57
#define PLL_FREQ HWREG32(0xbfe78030)
58
#define PLL_DIV_PARAM HWREG32(0xbfe78034)
0 commit comments