Skip to content

Commit f602640

Browse files
tomjieliitomjielii
committed
[bsp][renesas] add i2c compatibility support, disabled by default
[bsp][renesas] add spi device option to Kconfig, disabled by default [bsp][renesas] add timer pwm function support, disabled by default [bsp][renesas] fixed the compile error in drv_gpio.c [bsp][renesas] add adc device option to Kconfig, disabled by default [bsp][renesas] support code flash operations
1 parent be63efc commit f602640

File tree

17 files changed

+335
-119
lines changed

17 files changed

+335
-119
lines changed

‎bsp/renesas/libraries/HAL_Drivers/drivers/config/drv_config.h‎

Lines changed: 9 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -87,6 +87,15 @@ extern "C"
8787

8888
#ifdef SOC_SERIES_R7FA2E2
8989
#include "ra2e2/uart_config.h"
90+
91+
#ifdef BSP_USING_PWM
92+
#include "ra2e2/pwm_config.h"
93+
#endif
94+
95+
#ifdef BSP_USING_ADC
96+
#include "ra2e2/adc_config.h"
97+
#endif
98+
9099
#endif /* SOC_SERIES_R7FA2E2 */
91100

92101
#ifdef SOC_SERIES_R7FA2L1

‎bsp/renesas/libraries/HAL_Drivers/drivers/config/ra2e2/adc_config.h‎

Lines changed: 42 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,42 @@
1+
/*
2+
* Copyright (c) 2006-2025, RT-Thread Development Team
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*
6+
* Change Logs:
7+
* Date Author Notes
8+
* 2025-08-17 CYFS first version
9+
*/
10+
11+
#ifndef __ADC_CONFIG_H__
12+
#define __ADC_CONFIG_H__
13+
14+
#include <rtthread.h>
15+
#include <rtdevice.h>
16+
#include "hal_data.h"
17+
#ifdef __cplusplus
18+
extern "C" {
19+
#endif
20+
21+
#if defined(BSP_USING_ADC0)
22+
23+
struct rt_adc_dev
24+
{
25+
struct rt_adc_ops ops;
26+
struct rt_adc_device adc_device;
27+
};
28+
29+
struct ra_adc_map
30+
{
31+
const char *device_name;
32+
const adc_cfg_t *g_cfg;
33+
const adc_ctrl_t *g_ctrl;
34+
const adc_channel_cfg_t *g_channel_cfg;
35+
};
36+
#endif
37+
#endif
38+
39+
#ifdef __cplusplus
40+
}
41+
#endif
42+

‎bsp/renesas/libraries/HAL_Drivers/drivers/config/ra2e2/pwm_config.h‎

Lines changed: 56 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,56 @@
1+
/*
2+
* Copyright (c) 2006-2025, RT-Thread Development Team
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*
6+
* Change Logs:
7+
* Date Author Notes
8+
* 2025-08-17 CYFS first version
9+
*/
10+
#ifndef __PWM_CONFIG_H__
11+
#define __PWM_CONFIG_H__
12+
13+
#include <rtthread.h>
14+
#include <drv_config.h>
15+
#include "hal_data.h"
16+
17+
#ifdef __cplusplus
18+
extern "C" {
19+
#endif
20+
21+
enum
22+
{
23+
#ifdef BSP_USING_PWM4
24+
BSP_PWM4_INDEX,
25+
#endif
26+
#ifdef BSP_USING_PWM5
27+
BSP_PWM5_INDEX,
28+
#endif
29+
#ifdef BSP_USING_PWM6
30+
BSP_PWM6_INDEX,
31+
#endif
32+
#ifdef BSP_USING_PWM7
33+
BSP_PWM7_INDEX,
34+
#endif
35+
#ifdef BSP_USING_PWM8
36+
BSP_PWM8_INDEX,
37+
#endif
38+
#ifdef BSP_USING_PWM9
39+
BSP_PWM9_INDEX,
40+
#endif
41+
BSP_PWMS_NUM
42+
};
43+
44+
#define PWM_DRV_INITIALIZER(num) \
45+
{ \
46+
.name = "pwm"#num , \
47+
.g_cfg = &g_timer##num##_cfg, \
48+
.g_ctrl = &g_timer##num##_ctrl, \
49+
.g_timer = &g_timer##num, \
50+
}
51+
52+
#ifdef __cplusplus
53+
}
54+
#endif
55+
56+
#endif /* __PWM_CONFIG_H__ */

‎bsp/renesas/libraries/HAL_Drivers/drivers/drv_flash.c‎

Lines changed: 9 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -228,7 +228,11 @@ bool calculate_block_num(int no, size_t addr, size_t size, void *erase_addr, voi
228228
level = rt_hw_interrupt_disable();
229229
R_FLASH_Reset(&g_flash_ctrl);
230230

231+
#if BSP_FEATURE_FLASH_HP_VERSION
231232
fal_block_iter(&_onchip_flash_hp0, &calculate_block_num, (void *)addr, (void *)size, &block_num);
233+
#else
234+
fal_block_iter(&_onchip_flash_lp, &calculate_block_num, (void *)addr, (void *)size, &block_num);
235+
#endif
232236

233237
/* Erase Block */
234238
#if BSP_FEATURE_FLASH_HP_VERSION
@@ -337,6 +341,11 @@ static int fal_flash_lp_erase(long offset, size_t size)
337341
return _flash_lp_erase(_onchip_flash_lp.addr + offset, size);
338342
}
339343

344+
void flash_callback(flash_callback_args_t * p_args)
345+
{
346+
347+
}
348+
340349
#endif
341350

342351
#endif

‎bsp/renesas/libraries/HAL_Drivers/drivers/drv_gpio.c‎

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -26,7 +26,7 @@
2626

2727
static rt_base_t ra_pin_get_irqx(rt_uint32_t pin)
2828
{
29-
PIN2IRQX_TABLE(pin)
29+
PIN2IRQX_TABLE(pin);
3030
}
3131

3232
static struct rt_pin_irq_hdr pin_irq_hdr_tab[RA_IRQ_MAX] = {0};

‎bsp/renesas/libraries/HAL_Drivers/drivers/drv_i2c.c‎

Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -36,6 +36,14 @@
3636
#define RA_SCI_EVENT_ERROR BIT(3)
3737
#define RA_SCI_EVENT_ALL BITS(0,3)
3838

39+
#ifdef SOC_SERIES_R7FA2E2
40+
#define R_IIC_MASTER_Open R_IIC_B_MASTER_Open
41+
#define R_IIC_MASTER_Write R_IIC_B_MASTER_Write
42+
#define R_IIC_MASTER_Read R_IIC_B_MASTER_Read
43+
#define R_IIC_MASTER_SlaveAddressSet R_IIC_B_MASTER_SlaveAddressSet
44+
#define R_IIC_MASTER_CallbackSet R_IIC_B_MASTER_CallbackSet
45+
#endif
46+
3947
struct ra_i2c_handle
4048
{
4149
struct rt_i2c_bus_device bus;

‎bsp/renesas/ra2e2-ek/.config‎

Lines changed: 6 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -107,7 +107,7 @@ CONFIG_SOC_R7FA2E2A7=y
107107
# end of rt_strnlen options
108108
# end of klibc options
109109

110-
CONFIG_RT_NAME_MAX=8
110+
CONFIG_RT_NAME_MAX=16
111111
# CONFIG_RT_USING_ARCH_DATA_TYPE is not set
112112
# CONFIG_RT_USING_NANO is not set
113113
# CONFIG_RT_USING_SMART is not set
@@ -146,7 +146,7 @@ CONFIG_RT_DEBUGING_CONTEXT=y
146146
#
147147
CONFIG_RT_USING_SEMAPHORE=y
148148
CONFIG_RT_USING_MUTEX=y
149-
# CONFIG_RT_USING_EVENT is not set
149+
CONFIG_RT_USING_EVENT=y
150150
# CONFIG_RT_USING_MAILBOX is not set
151151
# CONFIG_RT_USING_MESSAGEQUEUE is not set
152152
# CONFIG_RT_USING_SIGNALS is not set
@@ -1286,6 +1286,10 @@ CONFIG_BSP_USING_UART9=y
12861286
# CONFIG_BSP_UART9_TX_USING_DMA is not set
12871287
CONFIG_BSP_UART9_RX_BUFSIZE=256
12881288
CONFIG_BSP_UART9_TX_BUFSIZE=0
1289+
# CONFIG_BSP_USING_HW_I2C is not set
1290+
# CONFIG_BSP_USING_SPI is not set
1291+
# CONFIG_BSP_USING_PWM is not set
1292+
# CONFIG_BSP_USING_ADC is not set
12891293
# end of On-chip Peripheral Drivers
12901294

12911295
#

‎bsp/renesas/ra2e2-ek/.secure_azone‎

Lines changed: 0 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -18,10 +18,6 @@
1818
<peripheral name="PORT3.CM23" group="PORT">
1919
<slot name="P300.CM23" secure="false"/>
2020
</peripheral>
21-
<peripheral name="PORT4.CM23" group="PORT">
22-
<slot name="P400.CM23" secure="false"/>
23-
<slot name="P401.CM23" secure="false"/>
24-
</peripheral>
2521
<peripheral name="PORT9.CM23" group="PORT">
2622
<slot name="P914.CM23" secure="false"/>
2723
</peripheral>

‎bsp/renesas/ra2e2-ek/.secure_xml‎

Lines changed: 0 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -31,8 +31,6 @@
3131
</raClockConfiguration>
3232
<raPinConfiguration>
3333
<pincfg active="true" name="" symbol="">
34-
<configSetting altId="i3c0.scl0.p400" configurationId="i3c0.scl0" peripheral="I3C0"/>
35-
<configSetting altId="i3c0.sda0.p401" configurationId="i3c0.sda0" peripheral="I3C0"/>
3634
<configSetting altId="jtag_fslash_swd.swclk.p300" configurationId="jtag_fslash_swd.swclk" peripheral="JTAG/SWD"/>
3735
<configSetting altId="jtag_fslash_swd.swdio.p108" configurationId="jtag_fslash_swd.swdio" peripheral="JTAG/SWD"/>
3836
<configSetting altId="p015.output.low" configurationId="p015"/>

‎bsp/renesas/ra2e2-ek/.settings/standalone.prefs‎

Lines changed: 5 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,4 +1,4 @@
1-
#Thu Aug 21 14:44:11 CST 2025
1+
#Wed Sep 10 17:06:33 CST 2025
22
com.renesas.cdt.ddsc.content/com.renesas.cdt.ddsc.content.defaultlinkerscript=script/fsp.scat
33
com.renesas.cdt.ddsc.contentgen.options/options/suppresswarningspaths=ra/arm
44
com.renesas.cdt.ddsc.packs.componentfiles/Arm\#\#CMSIS\#\#Main\#\#CoreM\#\#\#\#6.1.0+fsp.6.0.0/all=1441545198,ra/arm/CMSIS_6/LICENSE|409404162,ra/arm/CMSIS_6/CMSIS/Core/Include/cmsis_armclang.h|3070162158,ra/arm/CMSIS_6/CMSIS/Core/Include/cmsis_clang.h|2642675438,ra/arm/CMSIS_6/CMSIS/Core/Include/cmsis_compiler.h|432601292,ra/arm/CMSIS_6/CMSIS/Core/Include/cmsis_gcc.h|1219721305,ra/arm/CMSIS_6/CMSIS/Core/Include/cmsis_version.h|1716662092,ra/arm/CMSIS_6/CMSIS/Core/Include/core_ca.h|3033126542,ra/arm/CMSIS_6/CMSIS/Core/Include/core_cm0.h|3716711724,ra/arm/CMSIS_6/CMSIS/Core/Include/core_cm0plus.h|1573341164,ra/arm/CMSIS_6/CMSIS/Core/Include/core_cm1.h|1528066797,ra/arm/CMSIS_6/CMSIS/Core/Include/core_cm23.h|956077447,ra/arm/CMSIS_6/CMSIS/Core/Include/core_cm3.h|3181146757,ra/arm/CMSIS_6/CMSIS/Core/Include/core_cm33.h|3422691989,ra/arm/CMSIS_6/CMSIS/Core/Include/core_cm35p.h|3011809468,ra/arm/CMSIS_6/CMSIS/Core/Include/core_cm4.h|862174236,ra/arm/CMSIS_6/CMSIS/Core/Include/core_cm52.h|3557548549,ra/arm/CMSIS_6/CMSIS/Core/Include/core_cm55.h|2145813412,ra/arm/CMSIS_6/CMSIS/Core/Include/core_cm7.h|215226313,ra/arm/CMSIS_6/CMSIS/Core/Include/core_cm85.h|3759822293,ra/arm/CMSIS_6/CMSIS/Core/Include/core_sc000.h|3285488134,ra/arm/CMSIS_6/CMSIS/Core/Include/core_sc300.h|3342995321,ra/arm/CMSIS_6/CMSIS/Core/Include/core_starmc1.h|440777068,ra/arm/CMSIS_6/CMSIS/Core/Include/tz_context.h|987654843,ra/arm/CMSIS_6/CMSIS/Core/Include/a-profile/cmsis_armclang_a.h|1790528804,ra/arm/CMSIS_6/CMSIS/Core/Include/a-profile/cmsis_clang_a.h|117658130,ra/arm/CMSIS_6/CMSIS/Core/Include/a-profile/cmsis_cp15.h|3644000269,ra/arm/CMSIS_6/CMSIS/Core/Include/a-profile/cmsis_gcc_a.h|947683335,ra/arm/CMSIS_6/CMSIS/Core/Include/a-profile/cmsis_iccarm_a.h|3200474466,ra/arm/CMSIS_6/CMSIS/Core/Include/a-profile/irq_ctrl.h|2703360002,ra/arm/CMSIS_6/CMSIS/Core/Include/m-profile/armv7m_cachel1.h|271089146,ra/arm/CMSIS_6/CMSIS/Core/Include/m-profile/armv7m_mpu.h|3180041419,ra/arm/CMSIS_6/CMSIS/Core/Include/m-profile/armv81m_pac.h|1572899130,ra/arm/CMSIS_6/CMSIS/Core/Include/m-profile/armv8m_mpu.h|1964429271,ra/arm/CMSIS_6/CMSIS/Core/Include/m-profile/armv8m_pmu.h|2095512231,ra/arm/CMSIS_6/CMSIS/Core/Include/m-profile/cmsis_armclang_m.h|2951442685,ra/arm/CMSIS_6/CMSIS/Core/Include/m-profile/cmsis_clang_m.h|1179088122,ra/arm/CMSIS_6/CMSIS/Core/Include/m-profile/cmsis_gcc_m.h|1753083115,ra/arm/CMSIS_6/CMSIS/Core/Include/m-profile/cmsis_iccarm_m.h|163659099,ra/arm/CMSIS_6/CMSIS/Core/Include/m-profile/cmsis_tiarmclang_m.h|718227869,ra/arm/CMSIS_6/CMSIS/Core/Include/r-profile/cmsis_armclang_r.h|681720804,ra/arm/CMSIS_6/CMSIS/Core/Include/r-profile/cmsis_clang_r.h|154254372,ra/arm/CMSIS_6/CMSIS/Core/Include/r-profile/cmsis_gcc_r.h
@@ -22,5 +22,8 @@ com.renesas.cdt.ddsc.packs.componentfiles/Renesas\#\#HAL\ Drivers\#\#all\#\#r_io
2222
com.renesas.cdt.ddsc.packs.componentfiles/Renesas\#\#HAL\ Drivers\#\#all\#\#r_sci_uart\#\#\#\#6.0.0/all=429738396,ra/fsp/inc/api/r_transfer_api.h|2894177435,ra/fsp/inc/api/r_uart_api.h|3371921742,ra/fsp/inc/instances/r_sci_uart.h|4212520575,ra/fsp/src/r_sci_uart/r_sci_uart.c
2323
com.renesas.cdt.ddsc.packs.componentfiles/Renesas\#\#HAL\ Drivers\#\#all\#\#r_sci_uart\#\#\#\#6.0.0/libraries=
2424
com.renesas.cdt.ddsc.project.standalone.projectgenerationoptions/isCpp=false
25-
com.renesas.cdt.ddsc.settingseditor/com.renesas.cdt.ddsc.settingseditor.active_page=SWPConfigurator
25+
com.renesas.cdt.ddsc.settingseditor/com.renesas.cdt.ddsc.settingseditor.active_page=PinConfiguration
26+
com.renesas.cdt.ddsc.threads.configurator/collapse/module.driver.i2c_on_iic_b_master.1621234958=true
27+
com.renesas.cdt.ddsc.threads.configurator/collapse/module.driver.i2c_on_iic_b_master.1927481972=false
28+
com.renesas.cdt.ddsc.threads.configurator/collapse/module.driver.spi_on_spi.880747616=false
2629
com.renesas.cdt.ddsc.threads.configurator/collapse/module.driver.uart_on_sci_uart.1832981131=false

0 commit comments

Comments
 (0)