Skip to content

Commit 006ea1b

Browse files
6by9mripard
authored andcommitted
drm/fourcc: Add packed 10bit YUV 4:2:0 format
Adds a format that is 3 10bit YUV 4:2:0 samples packed into a 32bit word (with 2 spare bits). Supported on Broadcom BCM2711 chips. Signed-off-by: Dave Stevenson <[email protected]> Signed-off-by: Maxime Ripard <[email protected]> Acked-by: Thomas Zimmermann <[email protected]> Link: https://lore.kernel.org/r/[email protected]
1 parent 6ea966f commit 006ea1b

File tree

2 files changed

+14
-0
lines changed

2 files changed

+14
-0
lines changed

drivers/gpu/drm/drm_fourcc.c

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -269,6 +269,9 @@ const struct drm_format_info *__drm_format_info(u32 format)
269269
.num_planes = 3, .char_per_block = { 2, 2, 2 },
270270
.block_w = { 1, 1, 1 }, .block_h = { 1, 1, 1 }, .hsub = 0,
271271
.vsub = 0, .is_yuv = true },
272+
{ .format = DRM_FORMAT_P030, .depth = 0, .num_planes = 2,
273+
.char_per_block = { 4, 8, 0 }, .block_w = { 3, 3, 0 }, .block_h = { 1, 1, 0 },
274+
.hsub = 2, .vsub = 2, .is_yuv = true},
272275
};
273276

274277
unsigned int i;

include/uapi/drm/drm_fourcc.h

Lines changed: 11 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -314,6 +314,13 @@ extern "C" {
314314
*/
315315
#define DRM_FORMAT_P016 fourcc_code('P', '0', '1', '6') /* 2x2 subsampled Cr:Cb plane 16 bits per channel */
316316

317+
/* 2 plane YCbCr420.
318+
* 3 10 bit components and 2 padding bits packed into 4 bytes.
319+
* index 0 = Y plane, [31:0] x:Y2:Y1:Y0 2:10:10:10 little endian
320+
* index 1 = Cr:Cb plane, [63:0] x:Cr2:Cb2:Cr1:x:Cb1:Cr0:Cb0 [2:10:10:10:2:10:10:10] little endian
321+
*/
322+
#define DRM_FORMAT_P030 fourcc_code('P', '0', '3', '0') /* 2x2 subsampled Cr:Cb plane 10 bits per channel packed */
323+
317324
/* 3 plane non-subsampled (444) YCbCr
318325
* 16 bits per component, but only 10 bits are used and 6 bits are padded
319326
* index 0: Y plane, [15:0] Y:x [10:6] little endian
@@ -854,6 +861,10 @@ drm_fourcc_canonicalize_nvidia_format_mod(__u64 modifier)
854861
* and UV. Some SAND-using hardware stores UV in a separate tiled
855862
* image from Y to reduce the column height, which is not supported
856863
* with these modifiers.
864+
*
865+
* The DRM_FORMAT_MOD_BROADCOM_SAND128_COL_HEIGHT modifier is also
866+
* supported for DRM_FORMAT_P030 where the columns remain as 128 bytes
867+
* wide, but as this is a 10 bpp format that translates to 96 pixels.
857868
*/
858869

859870
#define DRM_FORMAT_MOD_BROADCOM_SAND32_COL_HEIGHT(v) \

0 commit comments

Comments
 (0)