Skip to content

Commit 00c6f39

Browse files
committed
dt-bindings: riscv: Add Zicond extension entry
Add an entry for the Zicond extension to the riscv,isa-extensions property. Signed-off-by: Anup Patel <[email protected]> Reviewed-by: Andrew Jones <[email protected]> Reviewed-by: Conor Dooley <[email protected]> Signed-off-by: Anup Patel <[email protected]>
1 parent 662a601 commit 00c6f39

File tree

1 file changed

+6
-0
lines changed

1 file changed

+6
-0
lines changed

Documentation/devicetree/bindings/riscv/extensions.yaml

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -218,6 +218,12 @@ properties:
218218
ratified in the 20191213 version of the unprivileged ISA
219219
specification.
220220

221+
- const: zicond
222+
description:
223+
The standard Zicond extension for conditional arithmetic and
224+
conditional-select/move operations as ratified in commit 95cf1f9
225+
("Add changes requested by Ved during signoff") of riscv-zicond.
226+
221227
- const: zicsr
222228
description: |
223229
The standard Zicsr extension for control and status register

0 commit comments

Comments
 (0)