Skip to content

Commit 0125acd

Browse files
leitaobp3tk0v
authored andcommitted
x86/bugs: Reset speculation control settings on init
Currently, x86_spec_ctrl_base is read at boot time and speculative bits are set if Kconfig items are enabled. For example, IBRS is enabled if CONFIG_CPU_IBRS_ENTRY is configured, etc. These MSR bits are not cleared if the mitigations are disabled. This is a problem when kexec-ing a kernel that has the mitigation disabled from a kernel that has the mitigation enabled. In this case, the MSR bits are not cleared during the new kernel boot. As a result, this might have some performance degradation that is hard to pinpoint. This problem does not happen if the machine is (hard) rebooted because the bit will be cleared by default. [ bp: Massage. ] Suggested-by: Pawan Gupta <[email protected]> Signed-off-by: Breno Leitao <[email protected]> Signed-off-by: Borislav Petkov (AMD) <[email protected]> Link: https://lore.kernel.org/r/[email protected]
1 parent bb5525a commit 0125acd

File tree

2 files changed

+13
-1
lines changed

2 files changed

+13
-1
lines changed

arch/x86/include/asm/msr-index.h

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -49,6 +49,10 @@
4949
#define SPEC_CTRL_RRSBA_DIS_S_SHIFT 6 /* Disable RRSBA behavior */
5050
#define SPEC_CTRL_RRSBA_DIS_S BIT(SPEC_CTRL_RRSBA_DIS_S_SHIFT)
5151

52+
/* A mask for bits which the kernel toggles when controlling mitigations */
53+
#define SPEC_CTRL_MITIGATIONS_MASK (SPEC_CTRL_IBRS | SPEC_CTRL_STIBP | SPEC_CTRL_SSBD \
54+
| SPEC_CTRL_RRSBA_DIS_S)
55+
5256
#define MSR_IA32_PRED_CMD 0x00000049 /* Prediction Command */
5357
#define PRED_CMD_IBPB BIT(0) /* Indirect Branch Prediction Barrier */
5458

arch/x86/kernel/cpu/bugs.c

Lines changed: 9 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -145,9 +145,17 @@ void __init check_bugs(void)
145145
* have unknown values. AMD64_LS_CFG MSR is cached in the early AMD
146146
* init code as it is not enumerated and depends on the family.
147147
*/
148-
if (boot_cpu_has(X86_FEATURE_MSR_SPEC_CTRL))
148+
if (cpu_feature_enabled(X86_FEATURE_MSR_SPEC_CTRL)) {
149149
rdmsrl(MSR_IA32_SPEC_CTRL, x86_spec_ctrl_base);
150150

151+
/*
152+
* Previously running kernel (kexec), may have some controls
153+
* turned ON. Clear them and let the mitigations setup below
154+
* rediscover them based on configuration.
155+
*/
156+
x86_spec_ctrl_base &= ~SPEC_CTRL_MITIGATIONS_MASK;
157+
}
158+
151159
/* Select the proper CPU mitigations before patching alternatives: */
152160
spectre_v1_select_mitigation();
153161
spectre_v2_select_mitigation();

0 commit comments

Comments
 (0)