19
19
unsigned int vced_count , vcei_count ;
20
20
21
21
/*
22
- * * No lock; only written during early bootup by CPU 0.
23
- * * /
22
+ * No lock; only written during early bootup by CPU 0.
23
+ */
24
24
static RAW_NOTIFIER_HEAD (proc_cpuinfo_chain );
25
25
26
26
int __ref register_proc_cpuinfo_notifier (struct notifier_block * nb )
@@ -39,7 +39,7 @@ static int show_cpuinfo(struct seq_file *m, void *v)
39
39
unsigned long n = (unsigned long ) v - 1 ;
40
40
unsigned int version = cpu_data [n ].processor_id ;
41
41
unsigned int fp_vers = cpu_data [n ].fpu_id ;
42
- char fmt [64 ];
42
+ char fmt [64 ];
43
43
int i ;
44
44
45
45
#ifdef CONFIG_SMP
@@ -78,12 +78,12 @@ static int show_cpuinfo(struct seq_file *m, void *v)
78
78
seq_printf (m , "count: %d, address/irw mask: [" ,
79
79
cpu_data [n ].watch_reg_count );
80
80
for (i = 0 ; i < cpu_data [n ].watch_reg_count ; i ++ )
81
- seq_printf (m , "%s0x%04x" , i ? ", " : "" ,
81
+ seq_printf (m , "%s0x%04x" , i ? ", " : "" ,
82
82
cpu_data [n ].watch_reg_masks [i ]);
83
83
seq_printf (m , "]\n" );
84
84
}
85
85
86
- seq_printf (m , "isa\t\t\t:" );
86
+ seq_printf (m , "isa\t\t\t:" );
87
87
if (cpu_has_mips_1 )
88
88
seq_printf (m , " mips1" );
89
89
if (cpu_has_mips_2 )
@@ -113,25 +113,44 @@ static int show_cpuinfo(struct seq_file *m, void *v)
113
113
seq_printf (m , "\n" );
114
114
115
115
seq_printf (m , "ASEs implemented\t:" );
116
- if (cpu_has_mips16 ) seq_printf (m , "%s" , " mips16" );
117
- if (cpu_has_mips16e2 ) seq_printf (m , "%s" , " mips16e2" );
118
- if (cpu_has_mdmx ) seq_printf (m , "%s" , " mdmx" );
119
- if (cpu_has_mips3d ) seq_printf (m , "%s" , " mips3d" );
120
- if (cpu_has_smartmips ) seq_printf (m , "%s" , " smartmips" );
121
- if (cpu_has_dsp ) seq_printf (m , "%s" , " dsp" );
122
- if (cpu_has_dsp2 ) seq_printf (m , "%s" , " dsp2" );
123
- if (cpu_has_dsp3 ) seq_printf (m , "%s" , " dsp3" );
124
- if (cpu_has_mipsmt ) seq_printf (m , "%s" , " mt" );
125
- if (cpu_has_mmips ) seq_printf (m , "%s" , " micromips" );
126
- if (cpu_has_vz ) seq_printf (m , "%s" , " vz" );
127
- if (cpu_has_msa ) seq_printf (m , "%s" , " msa" );
128
- if (cpu_has_eva ) seq_printf (m , "%s" , " eva" );
129
- if (cpu_has_htw ) seq_printf (m , "%s" , " htw" );
130
- if (cpu_has_xpa ) seq_printf (m , "%s" , " xpa" );
131
- if (cpu_has_loongson_mmi ) seq_printf (m , "%s" , " loongson-mmi" );
132
- if (cpu_has_loongson_cam ) seq_printf (m , "%s" , " loongson-cam" );
133
- if (cpu_has_loongson_ext ) seq_printf (m , "%s" , " loongson-ext" );
134
- if (cpu_has_loongson_ext2 ) seq_printf (m , "%s" , " loongson-ext2" );
116
+ if (cpu_has_mips16 )
117
+ seq_printf (m , "%s" , " mips16" );
118
+ if (cpu_has_mips16e2 )
119
+ seq_printf (m , "%s" , " mips16e2" );
120
+ if (cpu_has_mdmx )
121
+ seq_printf (m , "%s" , " mdmx" );
122
+ if (cpu_has_mips3d )
123
+ seq_printf (m , "%s" , " mips3d" );
124
+ if (cpu_has_smartmips )
125
+ seq_printf (m , "%s" , " smartmips" );
126
+ if (cpu_has_dsp )
127
+ seq_printf (m , "%s" , " dsp" );
128
+ if (cpu_has_dsp2 )
129
+ seq_printf (m , "%s" , " dsp2" );
130
+ if (cpu_has_dsp3 )
131
+ seq_printf (m , "%s" , " dsp3" );
132
+ if (cpu_has_mipsmt )
133
+ seq_printf (m , "%s" , " mt" );
134
+ if (cpu_has_mmips )
135
+ seq_printf (m , "%s" , " micromips" );
136
+ if (cpu_has_vz )
137
+ seq_printf (m , "%s" , " vz" );
138
+ if (cpu_has_msa )
139
+ seq_printf (m , "%s" , " msa" );
140
+ if (cpu_has_eva )
141
+ seq_printf (m , "%s" , " eva" );
142
+ if (cpu_has_htw )
143
+ seq_printf (m , "%s" , " htw" );
144
+ if (cpu_has_xpa )
145
+ seq_printf (m , "%s" , " xpa" );
146
+ if (cpu_has_loongson_mmi )
147
+ seq_printf (m , "%s" , " loongson-mmi" );
148
+ if (cpu_has_loongson_cam )
149
+ seq_printf (m , "%s" , " loongson-cam" );
150
+ if (cpu_has_loongson_ext )
151
+ seq_printf (m , "%s" , " loongson-ext" );
152
+ if (cpu_has_loongson_ext2 )
153
+ seq_printf (m , "%s" , " loongson-ext2" );
135
154
seq_printf (m , "\n" );
136
155
137
156
if (cpu_has_mmips ) {
0 commit comments