Skip to content

Commit 04ce4a6

Browse files
Aswath-Govindrajugregkh
authored andcommitted
dt-bindings: ti-serdes-mux: Add defines for J721S2 SoC
There are 4 lanes in the single instance of J721S2 SERDES. Each SERDES lane mux can select upto 4 different IPs. Define all the possible functions. Signed-off-by: Aswath Govindraju <[email protected]> Acked-by: Rob Herring <[email protected]> Signed-off-by: Peter Rosin <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Greg Kroah-Hartman <[email protected]>
1 parent 824adf3 commit 04ce4a6

File tree

1 file changed

+22
-0
lines changed

1 file changed

+22
-0
lines changed

include/dt-bindings/mux/ti-serdes.h

Lines changed: 22 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -95,4 +95,26 @@
9595
#define AM64_SERDES0_LANE0_PCIE0 0x0
9696
#define AM64_SERDES0_LANE0_USB 0x1
9797

98+
/* J721S2 */
99+
100+
#define J721S2_SERDES0_LANE0_EDP_LANE0 0x0
101+
#define J721S2_SERDES0_LANE0_PCIE1_LANE0 0x1
102+
#define J721S2_SERDES0_LANE0_IP3_UNUSED 0x2
103+
#define J721S2_SERDES0_LANE0_IP4_UNUSED 0x3
104+
105+
#define J721S2_SERDES0_LANE1_EDP_LANE1 0x0
106+
#define J721S2_SERDES0_LANE1_PCIE1_LANE1 0x1
107+
#define J721S2_SERDES0_LANE1_USB 0x2
108+
#define J721S2_SERDES0_LANE1_IP4_UNUSED 0x3
109+
110+
#define J721S2_SERDES0_LANE2_EDP_LANE2 0x0
111+
#define J721S2_SERDES0_LANE2_PCIE1_LANE2 0x1
112+
#define J721S2_SERDES0_LANE2_IP3_UNUSED 0x2
113+
#define J721S2_SERDES0_LANE2_IP4_UNUSED 0x3
114+
115+
#define J721S2_SERDES0_LANE3_EDP_LANE3 0x0
116+
#define J721S2_SERDES0_LANE3_PCIE1_LANE3 0x1
117+
#define J721S2_SERDES0_LANE3_USB 0x2
118+
#define J721S2_SERDES0_LANE3_IP4_UNUSED 0x3
119+
98120
#endif /* _DT_BINDINGS_MUX_TI_SERDES */

0 commit comments

Comments
 (0)