@@ -705,42 +705,42 @@ static const struct dev_pm_ops cmdq_pm_ops = {
705
705
cmdq_runtime_resume , NULL )
706
706
};
707
707
708
- static const struct gce_plat gce_plat_v2 = {
708
+ static const struct gce_plat gce_plat_mt8173 = {
709
709
.thread_nr = 16 ,
710
710
.shift = 0 ,
711
711
.control_by_sw = false,
712
712
.gce_num = 1
713
713
};
714
714
715
- static const struct gce_plat gce_plat_v3 = {
715
+ static const struct gce_plat gce_plat_mt8183 = {
716
716
.thread_nr = 24 ,
717
717
.shift = 0 ,
718
718
.control_by_sw = false,
719
719
.gce_num = 1
720
720
};
721
721
722
- static const struct gce_plat gce_plat_v4 = {
722
+ static const struct gce_plat gce_plat_mt6779 = {
723
723
.thread_nr = 24 ,
724
724
.shift = 3 ,
725
725
.control_by_sw = false,
726
726
.gce_num = 1
727
727
};
728
728
729
- static const struct gce_plat gce_plat_v5 = {
729
+ static const struct gce_plat gce_plat_mt8192 = {
730
730
.thread_nr = 24 ,
731
731
.shift = 3 ,
732
732
.control_by_sw = true,
733
733
.gce_num = 1
734
734
};
735
735
736
- static const struct gce_plat gce_plat_v6 = {
736
+ static const struct gce_plat gce_plat_mt8195 = {
737
737
.thread_nr = 24 ,
738
738
.shift = 3 ,
739
739
.control_by_sw = true,
740
740
.gce_num = 2
741
741
};
742
742
743
- static const struct gce_plat gce_plat_v7 = {
743
+ static const struct gce_plat gce_plat_mt8186 = {
744
744
.thread_nr = 24 ,
745
745
.shift = 3 ,
746
746
.control_by_sw = true,
@@ -749,12 +749,12 @@ static const struct gce_plat gce_plat_v7 = {
749
749
};
750
750
751
751
static const struct of_device_id cmdq_of_ids [] = {
752
- {.compatible = "mediatek,mt8173-gce" , .data = (void * )& gce_plat_v2 },
753
- {.compatible = "mediatek,mt8183-gce" , .data = (void * )& gce_plat_v3 },
754
- {.compatible = "mediatek,mt8186-gce" , .data = (void * )& gce_plat_v7 },
755
- {.compatible = "mediatek,mt6779-gce" , .data = (void * )& gce_plat_v4 },
756
- {.compatible = "mediatek,mt8192-gce" , .data = (void * )& gce_plat_v5 },
757
- {.compatible = "mediatek,mt8195-gce" , .data = (void * )& gce_plat_v6 },
752
+ {.compatible = "mediatek,mt8173-gce" , .data = (void * )& gce_plat_mt8173 },
753
+ {.compatible = "mediatek,mt8183-gce" , .data = (void * )& gce_plat_mt8183 },
754
+ {.compatible = "mediatek,mt8186-gce" , .data = (void * )& gce_plat_mt8186 },
755
+ {.compatible = "mediatek,mt6779-gce" , .data = (void * )& gce_plat_mt6779 },
756
+ {.compatible = "mediatek,mt8192-gce" , .data = (void * )& gce_plat_mt8192 },
757
+ {.compatible = "mediatek,mt8195-gce" , .data = (void * )& gce_plat_mt8195 },
758
758
{}
759
759
};
760
760
0 commit comments