Skip to content

Commit 06534ed

Browse files
Wolfram Sanggeertu
authored andcommitted
ARM: dts: renesas: r9a06g032-rzn1d400-eb: Add GMAC1 port
This port bypasses the switch and is directly connected to the GMAC. Co-developed-by: Niklas Söderlund <[email protected]> Signed-off-by: Niklas Söderlund <[email protected]> Signed-off-by: Wolfram Sang <[email protected]> Reviewed-by: Geert Uytterhoeven <[email protected]> Link: https://lore.kernel.org/[email protected] Signed-off-by: Geert Uytterhoeven <[email protected]>
1 parent 9925664 commit 06534ed

File tree

1 file changed

+65
-0
lines changed

1 file changed

+65
-0
lines changed

arch/arm/boot/dts/renesas/r9a06g032-rzn1d400-eb.dts

Lines changed: 65 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -15,6 +15,44 @@
1515
"renesas,r9a06g032";
1616
};
1717

18+
&gmac1 {
19+
pinctrl-0 = <&pins_eth0>, <&pins_mdio0>;
20+
pinctrl-names = "default";
21+
22+
status = "okay";
23+
phy-mode = "rgmii-id";
24+
phy-handle = <&phy_mii0>;
25+
26+
mdio {
27+
#address-cells = <1>;
28+
#size-cells = <0>;
29+
compatible = "snps,dwmac-mdio";
30+
31+
phy_mii0: ethernet-phy@8 {
32+
reg = <8>;
33+
34+
leds {
35+
#address-cells = <1>;
36+
#size-cells = <0>;
37+
38+
led@0 {
39+
reg = <0>;
40+
color = <LED_COLOR_ID_GREEN>;
41+
function = LED_FUNCTION_LAN;
42+
default-state = "keep";
43+
};
44+
45+
led@1 {
46+
reg = <1>;
47+
color = <LED_COLOR_ID_ORANGE>;
48+
function = LED_FUNCTION_ACTIVITY;
49+
default-state = "keep";
50+
};
51+
};
52+
};
53+
};
54+
};
55+
1856
&i2c2 {
1957
/* Sensors are different across revisions. All are LM75B compatible */
2058
sensor@49 {
@@ -23,6 +61,11 @@
2361
};
2462
};
2563

64+
&mii_conv1 {
65+
renesas,miic-input = <MIIC_GMAC1_PORT>;
66+
status = "okay";
67+
};
68+
2669
&mii_conv2 {
2770
renesas,miic-input = <MIIC_SWITCH_PORTD>;
2871
status = "okay";
@@ -34,6 +77,23 @@
3477
};
3578

3679
&pinctrl {
80+
pins_eth0: pins-eth0 {
81+
pinmux = <RZN1_PINMUX(0, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
82+
<RZN1_PINMUX(1, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
83+
<RZN1_PINMUX(2, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
84+
<RZN1_PINMUX(3, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
85+
<RZN1_PINMUX(4, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
86+
<RZN1_PINMUX(5, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
87+
<RZN1_PINMUX(6, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
88+
<RZN1_PINMUX(7, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
89+
<RZN1_PINMUX(8, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
90+
<RZN1_PINMUX(9, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
91+
<RZN1_PINMUX(10, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
92+
<RZN1_PINMUX(11, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>;
93+
drive-strength = <6>;
94+
bias-disable;
95+
};
96+
3797
pins_eth1: pins-eth1 {
3898
pinmux = <RZN1_PINMUX(12, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
3999
<RZN1_PINMUX(13, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
@@ -68,6 +128,11 @@
68128
bias-disable;
69129
};
70130

131+
pins_mdio0: pins-mdio0 {
132+
pinmux = <RZN1_PINMUX(150, RZN1_FUNC_MDIO0_GMAC0)>,
133+
<RZN1_PINMUX(151, RZN1_FUNC_MDIO0_GMAC0)>;
134+
};
135+
71136
pins_sdio1: pins-sdio1 {
72137
pinmux = <RZN1_PINMUX(95, RZN1_FUNC_SDIO)>,
73138
<RZN1_PINMUX(97, RZN1_FUNC_SDIO)>,

0 commit comments

Comments
 (0)