Skip to content

Commit 09b4284

Browse files
robherringnmenon
authored andcommitted
arm64: dts: ti: Remove unused and undocumented "ti,(rx|tx)-fifo-depth" properties
Remove "ti,(rx|tx)-fifo-depth" properties which are both unused in the kernel and undocumented. Most likely they are leftovers from downstream. There are similar properties, but DP83867_PHYCR_FIFO_DEPTH_4_B_NIB represents the default value so adding them is not necessary. Signed-off-by: Rob Herring (Arm) <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Nishanth Menon <[email protected]>
1 parent 25aadf5 commit 09b4284

File tree

1 file changed

+0
-6
lines changed

1 file changed

+0
-6
lines changed

arch/arm64/boot/dts/ti/k3-am642-tqma64xxl-mbax4xxl.dts

Lines changed: 0 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -201,8 +201,6 @@
201201
reset-gpios = <&main_gpio0 44 GPIO_ACTIVE_LOW>;
202202
reset-assert-us = <1000>;
203203
reset-deassert-us = <1000>;
204-
ti,rx-fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
205-
ti,tx-fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
206204
ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
207205
ti,clk-output-sel = <DP83867_CLK_O_SEL_OFF>;
208206
};
@@ -230,8 +228,6 @@
230228
reset-gpios = <&main_gpio1 47 GPIO_ACTIVE_LOW>;
231229
reset-assert-us = <1000>;
232230
reset-deassert-us = <1000>;
233-
ti,rx-fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
234-
ti,tx-fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
235231
ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
236232
ti,clk-output-sel = <DP83867_CLK_O_SEL_OFF>;
237233
};
@@ -242,8 +238,6 @@
242238
reset-gpios = <&main_gpio1 51 GPIO_ACTIVE_LOW>;
243239
reset-assert-us = <1000>;
244240
reset-deassert-us = <1000>;
245-
ti,rx-fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
246-
ti,tx-fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
247241
ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
248242
ti,clk-output-sel = <DP83867_CLK_O_SEL_OFF>;
249243
};

0 commit comments

Comments
 (0)