Skip to content

Commit 0b80b3c

Browse files
jhovoldandersson
authored andcommitted
arm64: dts: qcom: x1e80100: fix PCIe5 PHY clocks
Add the missing clkref enable and pipediv2 clocks to the PCIe5 PHY. Fixes: 62ab23e ("arm64: dts: qcom: x1e80100: add PCIe5 nodes") Signed-off-by: Johan Hovold <[email protected]> Reviewed-by: Konrad Dybcio <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Bjorn Andersson <[email protected]>
1 parent 27727cb commit 0b80b3c

File tree

1 file changed

+5
-3
lines changed

1 file changed

+5
-3
lines changed

arch/arm64/boot/dts/qcom/x1e80100.dtsi

Lines changed: 5 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -3126,14 +3126,16 @@
31263126

31273127
clocks = <&gcc GCC_PCIE_5_AUX_CLK>,
31283128
<&gcc GCC_PCIE_5_CFG_AHB_CLK>,
3129-
<&rpmhcc RPMH_CXO_CLK>,
3129+
<&tcsr TCSR_PCIE_2L_5_CLKREF_EN>,
31303130
<&gcc GCC_PCIE_5_PHY_RCHNG_CLK>,
3131-
<&gcc GCC_PCIE_5_PIPE_CLK>;
3131+
<&gcc GCC_PCIE_5_PIPE_CLK>,
3132+
<&gcc GCC_PCIE_5_PIPEDIV2_CLK>;
31323133
clock-names = "aux",
31333134
"cfg_ahb",
31343135
"ref",
31353136
"rchng",
3136-
"pipe";
3137+
"pipe",
3138+
"pipediv2";
31373139

31383140
resets = <&gcc GCC_PCIE_5_PHY_BCR>;
31393141
reset-names = "phy";

0 commit comments

Comments
 (0)