Skip to content

Commit 0dd521d

Browse files
jhovoldvinodkoul
authored andcommitted
phy: qcom-qmp-combo: generate pipe clock name
In preparation for supporting devicetree bindings which do not use child nodes, generate also the USB3 pipe clock name based on the platform device name as is done for the DP clocks. Reviewed-by: Dmitry Baryshkov <[email protected]> Signed-off-by: Johan Hovold <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Vinod Koul <[email protected]>
1 parent b3982f2 commit 0dd521d

File tree

1 file changed

+3
-6
lines changed

1 file changed

+3
-6
lines changed

drivers/phy/qualcomm/phy-qcom-qmp-combo.c

Lines changed: 3 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -2247,18 +2247,15 @@ static int phy_pipe_clk_register(struct qmp_combo *qmp, struct device_node *np)
22472247
{
22482248
struct clk_fixed_rate *fixed;
22492249
struct clk_init_data init = { };
2250+
char name[64];
22502251
int ret;
22512252

2252-
ret = of_property_read_string(np, "clock-output-names", &init.name);
2253-
if (ret) {
2254-
dev_err(qmp->dev, "%pOFn: No clock-output-names\n", np);
2255-
return ret;
2256-
}
2257-
22582253
fixed = devm_kzalloc(qmp->dev, sizeof(*fixed), GFP_KERNEL);
22592254
if (!fixed)
22602255
return -ENOMEM;
22612256

2257+
snprintf(name, sizeof(name), "%s::pipe_clk", dev_name(qmp->dev));
2258+
init.name = name;
22622259
init.ops = &clk_fixed_rate_ops;
22632260

22642261
/* controllers using QMP phys use 125MHz pipe clock interface */

0 commit comments

Comments
 (0)