Skip to content

Commit 0dd58c0

Browse files
AngeloGioacchino Del Regnombgg
authored andcommitted
arm64: dts: mediatek: mt6795: Add tertiary PWM node
The PWM at 0x11006000 is the tertiary PWM; unlike PWM0, PWM1, this is not display specific and can be used as a generic PWM controller. This node is left disabled as usage is board-specific. Signed-off-by: AngeloGioacchino Del Regno <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Matthias Brugger <[email protected]>
1 parent 3a07e82 commit 0dd58c0

File tree

1 file changed

+19
-0
lines changed

1 file changed

+19
-0
lines changed

arch/arm64/boot/dts/mediatek/mt6795.dtsi

Lines changed: 19 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -524,6 +524,25 @@
524524
status = "disabled";
525525
};
526526

527+
pwm2: pwm@11006000 {
528+
compatible = "mediatek,mt6795-pwm";
529+
reg = <0 0x11006000 0 0x1000>;
530+
#pwm-cells = <2>;
531+
interrupts = <GIC_SPI 77 IRQ_TYPE_LEVEL_LOW>;
532+
clocks = <&topckgen CLK_TOP_PWM_SEL>,
533+
<&pericfg CLK_PERI_PWM>,
534+
<&pericfg CLK_PERI_PWM1>,
535+
<&pericfg CLK_PERI_PWM2>,
536+
<&pericfg CLK_PERI_PWM3>,
537+
<&pericfg CLK_PERI_PWM4>,
538+
<&pericfg CLK_PERI_PWM5>,
539+
<&pericfg CLK_PERI_PWM6>,
540+
<&pericfg CLK_PERI_PWM7>;
541+
clock-names = "top", "main", "pwm1", "pwm2", "pwm3",
542+
"pwm4", "pwm5", "pwm6", "pwm7";
543+
status = "disabled";
544+
};
545+
527546
i2c0: i2c@11007000 {
528547
compatible = "mediatek,mt6795-i2c", "mediatek,mt8173-i2c";
529548
reg = <0 0x11007000 0 0x70>, <0 0x11000100 0 0x80>;

0 commit comments

Comments
 (0)