Skip to content

Commit 0fb1f35

Browse files
committed
ARCv2: mm: TLB Miss optim: Use double world load/stores LDD/STD
Signed-off-by: Vineet Gupta <[email protected]>
1 parent cfd9d70 commit 0fb1f35

File tree

1 file changed

+10
-0
lines changed

1 file changed

+10
-0
lines changed

arch/arc/mm/tlbex.S

Lines changed: 10 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -122,17 +122,27 @@ ex_saved_reg1:
122122
#else /* ARCv2 */
123123

124124
.macro TLBMISS_FREEUP_REGS
125+
#ifdef CONFIG_ARC_HAS_LL64
126+
std r0, [sp, -16]
127+
std r2, [sp, -8]
128+
#else
125129
PUSH r0
126130
PUSH r1
127131
PUSH r2
128132
PUSH r3
133+
#endif
129134
.endm
130135

131136
.macro TLBMISS_RESTORE_REGS
137+
#ifdef CONFIG_ARC_HAS_LL64
138+
ldd r0, [sp, -16]
139+
ldd r2, [sp, -8]
140+
#else
132141
POP r3
133142
POP r2
134143
POP r1
135144
POP r0
145+
#endif
136146
.endm
137147

138148
#endif

0 commit comments

Comments
 (0)