We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 768877b commit 10b6059Copy full SHA for 10b6059
arch/xtensa/include/asm/initialize_mmu.h
@@ -6,7 +6,7 @@
6
* For the new V3 MMU we remap the TLB from virtual == physical
7
* to the standard Linux mapping used in earlier MMU's.
8
*
9
- * The the MMU we also support a new configuration register that
+ * For the MMU we also support a new configuration register that
10
* specifies how the S32C1I instruction operates with the cache
11
* controller.
12
0 commit comments