Skip to content

Commit 1193001

Browse files
committed
arm64: dts: lg: add missing cache properties
As all level 2 and level 3 caches are unified, add required cache-unified and cache-level properties to fix warnings like: lg1312-ref.dtb: l2-cache0: 'cache-level' is a required property Acked-by: Chanho Min <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Krzysztof Kozlowski <[email protected]>
1 parent a8cf500 commit 1193001

File tree

2 files changed

+4
-0
lines changed

2 files changed

+4
-0
lines changed

arch/arm64/boot/dts/lg/lg1312.dtsi

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -48,6 +48,8 @@
4848
};
4949
L2_0: l2-cache0 {
5050
compatible = "cache";
51+
cache-level = <2>;
52+
cache-unified;
5153
};
5254
};
5355

arch/arm64/boot/dts/lg/lg1313.dtsi

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -48,6 +48,8 @@
4848
};
4949
L2_0: l2-cache0 {
5050
compatible = "cache";
51+
cache-level = <2>;
52+
cache-unified;
5153
};
5254
};
5355

0 commit comments

Comments
 (0)