Skip to content

Commit 14f49be

Browse files
committed
drm/i915: Add Wa_1406306137:icl,ehl
v2: - Move to context workarounds. ROW_CHICKEN4 is part of the context image on gen11 (although it isn't on gen12). Signed-off-by: Matt Roper <[email protected]> Link: https://patchwork.freedesktop.org/patch/msgid/[email protected] Reviewed-by: José Roberto de Souza <[email protected]>
1 parent d0ed510 commit 14f49be

File tree

2 files changed

+4
-0
lines changed

2 files changed

+4
-0
lines changed

drivers/gpu/drm/i915/gt/intel_workarounds.c

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -581,6 +581,9 @@ static void icl_ctx_workarounds_init(struct intel_engine_cs *engine,
581581
wa_write_masked_or(wal, IVB_FBC_RT_BASE_UPPER,
582582
0, /* write-only register; skip validation */
583583
0xFFFFFFFF);
584+
585+
/* Wa_1406306137:icl,ehl */
586+
wa_masked_en(wal, GEN9_ROW_CHICKEN4, GEN11_DIS_PICK_2ND_EU);
584587
}
585588

586589
static void tgl_ctx_workarounds_init(struct intel_engine_cs *engine,

drivers/gpu/drm/i915/i915_reg.h

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -9151,6 +9151,7 @@ enum {
91519151

91529152
#define GEN9_ROW_CHICKEN4 _MMIO(0xe48c)
91539153
#define GEN12_DISABLE_TDL_PUSH REG_BIT(9)
9154+
#define GEN11_DIS_PICK_2ND_EU REG_BIT(7)
91549155

91559156
#define HSW_ROW_CHICKEN3 _MMIO(0xe49c)
91569157
#define HSW_ROW_CHICKEN3_L3_GLOBAL_ATOMICS_DISABLE (1 << 6)

0 commit comments

Comments
 (0)