Skip to content

Commit 170a0c5

Browse files
JuliaLawallkrzk
authored andcommitted
ARM: s3c: fix typos in comments
Various spelling mistakes in comments. Detected with the help of Coccinelle. Signed-off-by: Julia Lawall <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Krzysztof Kozlowski <[email protected]>
1 parent a086107 commit 170a0c5

File tree

3 files changed

+3
-3
lines changed

3 files changed

+3
-3
lines changed

arch/arm/mach-s3c/iotiming-s3c2410.c

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -259,7 +259,7 @@ static const unsigned int tacc_tab[] = {
259259
/**
260260
* get_tacc - turn tACC value into cycle time
261261
* @hclk_tns: The cycle time for HCLK, in 10ths of nanoseconds.
262-
* @val: The bank timing register value, shifed down.
262+
* @val: The bank timing register value, shifted down.
263263
*/
264264
static unsigned int get_tacc(unsigned long hclk_tns,
265265
unsigned long val)

arch/arm/mach-s3c/pm-s3c64xx.c

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -323,7 +323,7 @@ void s3c_pm_arch_update_uart(void __iomem *regs, struct pm_uart_save *save)
323323

324324
/* S3C64XX UART blocks only support level interrupts, so ensure that
325325
* when we restore unused UART blocks we force the level interrupt
326-
* settigs. */
326+
* settings. */
327327
save->ucon |= S3C2410_UCON_TXILEVEL | S3C2410_UCON_RXILEVEL;
328328

329329
/* We have a constraint on changing the clock type of the UART

arch/arm/mach-s3c/s3c24xx.c

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -146,7 +146,7 @@ static struct map_desc s3c_iodesc[] __initdata __maybe_unused = {
146146
IODESC_ENT(UART)
147147
};
148148

149-
/* read cpu identificaiton code */
149+
/* read cpu identification code */
150150

151151
static unsigned long s3c24xx_read_idcode_v5(void)
152152
{

0 commit comments

Comments
 (0)