Skip to content

Commit 1e36599

Browse files
Rafał Miłeckibebarino
authored andcommitted
dt-bindings: clock: mediatek: convert hifsys to the json-schema clock
This helps validating DTS files. Introduced changes: 1. Documented "reg" property 2. Documented "#reset-cells" property 3. Dropped "syscon" as it was incorrectly used 4. Adjusted "compatible" and "reg" in example Signed-off-by: Rafał Miłecki <[email protected]> Reviewed-by: Krzysztof Kozlowski <[email protected]> Reviewed-by: AngeloGioacchino Del Regno <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Stephen Boyd <[email protected]>
1 parent aa69005 commit 1e36599

File tree

2 files changed

+50
-26
lines changed

2 files changed

+50
-26
lines changed

Documentation/devicetree/bindings/arm/mediatek/mediatek,hifsys.txt

Lines changed: 0 additions & 26 deletions
This file was deleted.
Lines changed: 50 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,50 @@
1+
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
2+
%YAML 1.2
3+
---
4+
$id: http://devicetree.org/schemas/clock/mediatek,mt2701-hifsys.yaml#
5+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6+
7+
title: MediaTek HIFSYS clock and reset controller
8+
9+
description:
10+
The MediaTek HIFSYS controller provides various clocks and reset outputs to
11+
the system.
12+
13+
maintainers:
14+
- Matthias Brugger <[email protected]>
15+
16+
properties:
17+
compatible:
18+
oneOf:
19+
- enum:
20+
- mediatek,mt2701-hifsys
21+
- mediatek,mt7622-hifsys
22+
- items:
23+
- enum:
24+
- mediatek,mt7623-hifsys
25+
- const: mediatek,mt2701-hifsys
26+
27+
reg:
28+
maxItems: 1
29+
30+
"#clock-cells":
31+
const: 1
32+
description: The available clocks are defined in dt-bindings/clock/mt*-clk.h
33+
34+
"#reset-cells":
35+
const: 1
36+
37+
required:
38+
- reg
39+
- "#clock-cells"
40+
41+
additionalProperties: false
42+
43+
examples:
44+
- |
45+
clock-controller@1a000000 {
46+
compatible = "mediatek,mt2701-hifsys";
47+
reg = <0x1a000000 0x1000>;
48+
#clock-cells = <1>;
49+
#reset-cells = <1>;
50+
};

0 commit comments

Comments
 (0)