We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 9ddfc3c commit 1eac282Copy full SHA for 1eac282
arch/riscv/kernel/cpu.c
@@ -185,9 +185,9 @@ arch_initcall(riscv_cpuinfo_init);
185
* New entries to this struct should follow the ordering rules described above.
186
*/
187
static struct riscv_isa_ext_data isa_ext_arr[] = {
188
- __RISCV_ISA_EXT_DATA(zbb, RISCV_ISA_EXT_ZBB),
189
__RISCV_ISA_EXT_DATA(zicbom, RISCV_ISA_EXT_ZICBOM),
190
__RISCV_ISA_EXT_DATA(zihintpause, RISCV_ISA_EXT_ZIHINTPAUSE),
+ __RISCV_ISA_EXT_DATA(zbb, RISCV_ISA_EXT_ZBB),
191
__RISCV_ISA_EXT_DATA(sscofpmf, RISCV_ISA_EXT_SSCOFPMF),
192
__RISCV_ISA_EXT_DATA(sstc, RISCV_ISA_EXT_SSTC),
193
__RISCV_ISA_EXT_DATA(svinval, RISCV_ISA_EXT_SVINVAL),
0 commit comments