Skip to content

Commit 1ffe6dd

Browse files
ConchuODpalmer-dabbelt
authored andcommitted
dt-bindings: riscv: cpus: switch to unevaluatedProperties: false
To permit validation of cpu nodes, swap "additionalProperties: true" out for "unevaluatedProperties: false". Signed-off-by: Conor Dooley <[email protected]> Reviewed-by: Rob Herring <[email protected]> Acked-by: Palmer Dabbelt <[email protected]> Link: https://lore.kernel.org/r/20230615-viper-stoic-1ff8efd7d51d@spud Signed-off-by: Palmer Dabbelt <[email protected]>
1 parent 3c1b475 commit 1ffe6dd

File tree

1 file changed

+1
-1
lines changed
  • Documentation/devicetree/bindings/riscv

1 file changed

+1
-1
lines changed

Documentation/devicetree/bindings/riscv/cpus.yaml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -143,7 +143,7 @@ required:
143143
- riscv,isa
144144
- interrupt-controller
145145

146-
additionalProperties: true
146+
unevaluatedProperties: false
147147

148148
examples:
149149
- |

0 commit comments

Comments
 (0)